Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 27 22:00:25 2025
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sintesis_MIPSMulticiclo_timing_summary_routed.rpt -pb sintesis_MIPSMulticiclo_timing_summary_routed.pb -rpx sintesis_MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.781        0.000                      0                 2535        0.145        0.000                      0                 2535        3.000        0.000                       0                  1260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       88.599        0.000                      0                 2515        0.145        0.000                      0                 2515       49.500        0.000                       0                  1236  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.781        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       88.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.599ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 2.933ns (26.085%)  route 8.311ns (73.915%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 97.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.556 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           1.096     4.652    MIPs/RD/ALU_i/data0[14]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.331     4.983 f  MIPs/RD/ALU_i/dout[14]_i_4/O
                         net (fo=1, routed)           0.648     5.631    MIPs/RD/reg_IR/dout_reg[14]_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.327     5.958 r  MIPs/RD/reg_IR/dout[14]_i_3/O
                         net (fo=1, routed)           0.000     5.958    MIPs/RD/ALU_i/dout_reg[14]
    SLICE_X39Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.175 r  MIPs/RD/ALU_i/dout_reg[14]_i_1/O
                         net (fo=3, routed)           1.259     7.435    MIPs/RD/ALU_i/FSM_onehot_currentState_reg[3][14]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.734 f  MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_5/O
                         net (fo=2, routed)           0.980     8.713    MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_5_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.837 r  MIPs/RD/ALU_i/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.837    MIPs/UC/FSM_onehot_currentState_reg[14]_1[0]
    SLICE_X44Y42         FDPE                                         r  MIPs/UC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.447    97.064    MIPs/UC/clk_out1
    SLICE_X44Y42         FDPE                                         r  MIPs/UC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.493    97.557    
                         clock uncertainty           -0.149    97.408    
    SLICE_X44Y42         FDPE (Setup_fdpe_C_D)        0.029    97.437    MIPs/UC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.437    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                 88.599    

Slack (MET) :             88.609ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.236ns  (logic 2.933ns (26.103%)  route 8.303ns (73.897%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 97.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.556 f  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           1.096     4.652    MIPs/RD/ALU_i/data0[14]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.331     4.983 r  MIPs/RD/ALU_i/dout[14]_i_4/O
                         net (fo=1, routed)           0.648     5.631    MIPs/RD/reg_IR/dout_reg[14]_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.327     5.958 f  MIPs/RD/reg_IR/dout[14]_i_3/O
                         net (fo=1, routed)           0.000     5.958    MIPs/RD/ALU_i/dout_reg[14]
    SLICE_X39Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.175 f  MIPs/RD/ALU_i/dout_reg[14]_i_1/O
                         net (fo=3, routed)           1.259     7.435    MIPs/RD/ALU_i/FSM_onehot_currentState_reg[3][14]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.734 r  MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_5/O
                         net (fo=2, routed)           0.972     8.705    MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_5_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.829 r  MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_1/O
                         net (fo=1, routed)           0.000     8.829    MIPs/UC/FSM_onehot_currentState_reg[14]_1[4]
    SLICE_X44Y42         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.447    97.064    MIPs/UC/clk_out1
    SLICE_X44Y42         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[11]/C
                         clock pessimism              0.493    97.557    
                         clock uncertainty           -0.149    97.408    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.031    97.439    MIPs/UC/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         97.439    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 88.609    

Slack (MET) :             89.671ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_PC/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 3.029ns (30.732%)  route 6.827ns (69.268%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.434    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.749 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3/O[3]
                         net (fo=3, routed)           0.307     4.056    MIPs/RD/ALU_i/data0[19]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.307     4.363 r  MIPs/RD/ALU_i/dout[19]_i_4/O
                         net (fo=1, routed)           0.000     4.363    MIPs/RD/reg_IR/dout_reg[19]_10
    SLICE_X41Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     4.580 r  MIPs/RD/reg_IR/dout_reg[19]_i_2/O
                         net (fo=2, routed)           0.837     5.417    MIPs/RD/ALU_i/dout_reg[19]_2
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.327     5.744 r  MIPs/RD/ALU_i/dout[19]_i_1__0/O
                         net (fo=2, routed)           0.825     6.569    MIPs/RD/reg_IR/dout_reg[25]_0[18]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.350     6.919 r  MIPs/RD/reg_IR/dout[19]_i_1/O
                         net (fo=1, routed)           0.531     7.449    MIPs/RD/reg_PC/dout_reg[30]_1[19]
    SLICE_X41Y39         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.445    97.062    MIPs/RD/reg_PC/clk_out1
    SLICE_X41Y39         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[19]/C
                         clock pessimism              0.493    97.555    
                         clock uncertainty           -0.149    97.406    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.285    97.121    MIPs/RD/reg_PC/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         97.121    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 89.671    

Slack (MET) :             90.006ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_PC/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 2.951ns (29.826%)  route 6.943ns (70.174%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 97.060 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.434    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.673 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3/O[2]
                         net (fo=3, routed)           0.746     4.420    MIPs/RD/ALU_i/data0[18]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.301     4.721 r  MIPs/RD/ALU_i/dout[18]_i_4/O
                         net (fo=1, routed)           0.000     4.721    MIPs/RD/reg_IR/dout_reg[18]_3
    SLICE_X44Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     4.938 r  MIPs/RD/reg_IR/dout_reg[18]_i_2/O
                         net (fo=2, routed)           1.071     6.008    MIPs/RD/ALU_i/dout_reg[18]_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.328     6.336 r  MIPs/RD/ALU_i/dout[18]_i_1__0/O
                         net (fo=2, routed)           0.798     7.134    MIPs/RD/reg_IR/dout_reg[25]_0[17]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.353     7.487 r  MIPs/RD/reg_IR/dout[18]_i_1/O
                         net (fo=1, routed)           0.000     7.487    MIPs/RD/reg_PC/dout_reg[30]_1[18]
    SLICE_X39Y39         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.443    97.060    MIPs/RD/reg_PC/clk_out1
    SLICE_X39Y39         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[18]/C
                         clock pessimism              0.508    97.568    
                         clock uncertainty           -0.149    97.419    
    SLICE_X39Y39         FDCE (Setup_fdce_C_D)        0.075    97.494    MIPs/RD/reg_PC/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                 90.006    

Slack (MET) :             90.032ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_PC/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 3.154ns (33.174%)  route 6.353ns (66.826%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 97.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.434    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.551 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.551    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.668 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.668    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.907 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__5/O[2]
                         net (fo=2, routed)           0.718     4.625    MIPs/RD/ALU_i/data0[26]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.330     4.955 r  MIPs/RD/ALU_i/dout[26]_i_4/O
                         net (fo=1, routed)           0.264     5.219    MIPs/RD/reg_IR/dout_reg[26]_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.327     5.546 r  MIPs/RD/reg_IR/dout[26]_i_3/O
                         net (fo=1, routed)           0.000     5.546    MIPs/RD/ALU_i/dout_reg[26]
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.763 r  MIPs/RD/ALU_i/dout_reg[26]_i_1/O
                         net (fo=4, routed)           0.569     6.332    MIPs/RD/ALU_i/FSM_onehot_currentState_reg[3][26]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.294     6.626 r  MIPs/RD/ALU_i/dout[26]_i_1/O
                         net (fo=1, routed)           0.475     7.100    MIPs/RD/reg_PC/dout_reg[30]_1[26]
    SLICE_X43Y43         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.447    97.064    MIPs/RD/reg_PC/clk_out1
    SLICE_X43Y43         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[26]/C
                         clock pessimism              0.493    97.557    
                         clock uncertainty           -0.149    97.408    
    SLICE_X43Y43         FDCE (Setup_fdce_C_D)       -0.275    97.133    MIPs/RD/reg_PC/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         97.133    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 90.032    

Slack (MET) :             90.117ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_PC/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 3.143ns (32.163%)  route 6.629ns (67.837%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 97.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.434    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.551 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.551    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.866 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4/O[3]
                         net (fo=3, routed)           0.458     4.324    MIPs/RD/ALU_i/data0[23]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.307     4.631 r  MIPs/RD/ALU_i/dout[23]_i_4/O
                         net (fo=1, routed)           0.000     4.631    MIPs/RD/reg_IR/dout_reg[23]_0
    SLICE_X46Y40         MUXF7 (Prop_muxf7_I1_O)      0.214     4.845 r  MIPs/RD/reg_IR/dout_reg[23]_i_2/O
                         net (fo=2, routed)           0.820     5.665    MIPs/RD/ALU_i/dout_reg[23]_2
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.325     5.990 r  MIPs/RD/ALU_i/dout[23]_i_1__0/O
                         net (fo=2, routed)           1.023     7.013    MIPs/RD/reg_IR/dout_reg[25]_0[22]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.352     7.365 r  MIPs/RD/reg_IR/dout[23]_i_1/O
                         net (fo=1, routed)           0.000     7.365    MIPs/RD/reg_PC/dout_reg[30]_1[23]
    SLICE_X41Y44         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.447    97.064    MIPs/RD/reg_PC/clk_out1
    SLICE_X41Y44         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[23]/C
                         clock pessimism              0.493    97.557    
                         clock uncertainty           -0.149    97.408    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.075    97.483    MIPs/RD/reg_PC/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                 90.117    

Slack (MET) :             90.189ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_PC/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 3.160ns (32.575%)  route 6.541ns (67.425%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 97.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.563    -2.407    MIPs/UC/clk_out1
    SLICE_X38Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.889 r  MIPs/UC/FSM_onehot_currentState_reg[10]/Q
                         net (fo=87, routed)          2.411     0.522    MIPs/UC/Q[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.646 r  MIPs/UC/R_signed0_carry__0_i_4/O
                         net (fo=5, routed)           1.917     2.563    MIPs/RD/reg_IR/OPA[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  MIPs/RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.687    MIPs/RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.200 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.317 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.434 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.434    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.551 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.551    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.668 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.668    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.887 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.754     4.642    MIPs/RD/ALU_i/data0[24]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.295     4.937 r  MIPs/RD/ALU_i/dout[24]_i_4/O
                         net (fo=1, routed)           0.000     4.937    MIPs/RD/reg_IR/dout_reg[24]_0
    SLICE_X40Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     5.154 r  MIPs/RD/reg_IR/dout_reg[24]_i_2/O
                         net (fo=2, routed)           0.844     5.997    MIPs/RD/ALU_i/dout_reg[24]_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.327     6.324 r  MIPs/RD/ALU_i/dout[24]_i_1__0/O
                         net (fo=3, routed)           0.615     6.939    MIPs/RD/reg_IR/dout_reg[25]_0[23]
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.355     7.294 r  MIPs/RD/reg_IR/dout[24]_i_1/O
                         net (fo=1, routed)           0.000     7.294    MIPs/RD/reg_PC/dout_reg[30]_1[24]
    SLICE_X43Y43         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.447    97.064    MIPs/RD/reg_PC/clk_out1
    SLICE_X43Y43         FDCE                                         r  MIPs/RD/reg_PC/dout_reg[24]/C
                         clock pessimism              0.493    97.557    
                         clock uncertainty           -0.149    97.408    
    SLICE_X43Y43         FDCE (Setup_fdce_C_D)        0.075    97.483    MIPs/RD/reg_PC/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                 90.189    

Slack (MET) :             90.206ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 0.890ns (9.460%)  route 8.518ns (90.540%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 97.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.565    -2.405    MIPs/UC/clk_out1
    SLICE_X46Y39         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  MIPs/UC/FSM_onehot_currentState_reg[7]/Q
                         net (fo=69, routed)          2.867     0.980    MIPs/UC/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.104 r  MIPs/UC/bancoDeRegistros[3][31]_i_3/O
                         net (fo=6, routed)           0.275     1.379    MIPs/RD/reg_IR/bancoDeRegistros_reg[22][31]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.503 r  MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_2/O
                         net (fo=3, routed)           0.597     2.100    MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_2_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_1/O
                         net (fo=32, routed)          4.780     7.003    MIPs/RD/banco_registros/bancoDeRegistros_reg[7][31]_0[0]
    SLICE_X45Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.440    97.057    MIPs/RD/banco_registros/clk_out1
    SLICE_X45Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[7][1]/C
                         clock pessimism              0.507    97.564    
                         clock uncertainty           -0.149    97.415    
    SLICE_X45Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.210    MIPs/RD/banco_registros/bancoDeRegistros_reg[7][1]
  -------------------------------------------------------------------
                         required time                         97.210    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 90.206    

Slack (MET) :             90.206ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[7][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 0.890ns (9.460%)  route 8.518ns (90.540%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 97.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.565    -2.405    MIPs/UC/clk_out1
    SLICE_X46Y39         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  MIPs/UC/FSM_onehot_currentState_reg[7]/Q
                         net (fo=69, routed)          2.867     0.980    MIPs/UC/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.104 r  MIPs/UC/bancoDeRegistros[3][31]_i_3/O
                         net (fo=6, routed)           0.275     1.379    MIPs/RD/reg_IR/bancoDeRegistros_reg[22][31]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.503 r  MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_2/O
                         net (fo=3, routed)           0.597     2.100    MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_2_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_1/O
                         net (fo=32, routed)          4.780     7.003    MIPs/RD/banco_registros/bancoDeRegistros_reg[7][31]_0[0]
    SLICE_X45Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.440    97.057    MIPs/RD/banco_registros/clk_out1
    SLICE_X45Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[7][7]/C
                         clock pessimism              0.507    97.564    
                         clock uncertainty           -0.149    97.415    
    SLICE_X45Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.210    MIPs/RD/banco_registros/bancoDeRegistros_reg[7][7]
  -------------------------------------------------------------------
                         required time                         97.210    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 90.206    

Slack (MET) :             90.206ns  (required time - arrival time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[7][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 0.890ns (9.460%)  route 8.518ns (90.540%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 97.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.565    -2.405    MIPs/UC/clk_out1
    SLICE_X46Y39         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  MIPs/UC/FSM_onehot_currentState_reg[7]/Q
                         net (fo=69, routed)          2.867     0.980    MIPs/UC/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124     1.104 r  MIPs/UC/bancoDeRegistros[3][31]_i_3/O
                         net (fo=6, routed)           0.275     1.379    MIPs/RD/reg_IR/bancoDeRegistros_reg[22][31]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.503 r  MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_2/O
                         net (fo=3, routed)           0.597     2.100    MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_2_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  MIPs/RD/reg_IR/bancoDeRegistros[7][31]_i_1/O
                         net (fo=32, routed)          4.780     7.003    MIPs/RD/banco_registros/bancoDeRegistros_reg[7][31]_0[0]
    SLICE_X45Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.440    97.057    MIPs/RD/banco_registros/clk_out1
    SLICE_X45Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[7][8]/C
                         clock pessimism              0.507    97.564    
                         clock uncertainty           -0.149    97.415    
    SLICE_X45Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.210    MIPs/RD/banco_registros/bancoDeRegistros_reg[7][8]
  -------------------------------------------------------------------
                         required time                         97.210    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 90.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_IR/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_A/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.134%)  route 0.315ns (62.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.848    MIPs/RD/reg_IR/clk_out1
    SLICE_X40Y37         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  MIPs/RD/reg_IR/dout_reg[24]/Q
                         net (fo=33, routed)          0.315    -0.392    MIPs/RD/banco_registros/Q[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.347 r  MIPs/RD/banco_registros/dout[19]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.347    MIPs/RD/reg_A/D[19]
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.830    -1.274    MIPs/RD/reg_A/clk_out1
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[19]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.091    -0.492    MIPs/RD/reg_A/dout_reg[19]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_IR/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[11][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.206%)  route 0.277ns (59.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.559    -0.849    MIPs/RD/reg_IR/clk_out1
    SLICE_X39Y36         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  MIPs/RD/reg_IR/dout_reg[14]/Q
                         net (fo=22, routed)          0.089    -0.618    MIPs/UC/bancoDeRegistros_reg[22][31][14]
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.573 r  MIPs/UC/bancoDeRegistros[3][14]_i_1/O
                         net (fo=32, routed)          0.187    -0.386    MIPs/RD/banco_registros/bancoDeRegistros_reg[0][31]_0[14]
    SLICE_X34Y35         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.826    -1.278    MIPs/RD/banco_registros/clk_out1
    SLICE_X34Y35         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[11][14]/C
                         clock pessimism              0.691    -0.587    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.052    -0.535    MIPs/RD/banco_registros/bancoDeRegistros_reg[11][14]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_IR/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_A/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.883%)  route 0.332ns (64.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.848    MIPs/RD/reg_IR/clk_out1
    SLICE_X40Y37         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  MIPs/RD/reg_IR/dout_reg[24]/Q
                         net (fo=33, routed)          0.332    -0.374    MIPs/RD/banco_registros/Q[8]
    SLICE_X32Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.329 r  MIPs/RD/banco_registros/dout[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    MIPs/RD/reg_A/D[16]
    SLICE_X32Y36         FDCE                                         r  MIPs/RD/reg_A/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.827    -1.277    MIPs/RD/reg_A/clk_out1
    SLICE_X32Y36         FDCE                                         r  MIPs/RD/reg_A/dout_reg[16]/C
                         clock pessimism              0.691    -0.586    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.092    -0.494    MIPs/RD/reg_A/dout_reg[16]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_A/dout_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.562    -0.846    MIPs/UC/clk_out1
    SLICE_X41Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  MIPs/UC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=72, routed)          0.251    -0.454    MIPs/RD/reg_A/dout_reg[0]_0[0]
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.830    -1.274    MIPs/RD/reg_A/clk_out1
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[19]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X35Y40         FDCE (Hold_fdce_C_CE)       -0.039    -0.622    MIPs/RD/reg_A/dout_reg[19]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_A/dout_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.562    -0.846    MIPs/UC/clk_out1
    SLICE_X41Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  MIPs/UC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=72, routed)          0.251    -0.454    MIPs/RD/reg_A/dout_reg[0]_0[0]
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.830    -1.274    MIPs/RD/reg_A/clk_out1
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[20]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X35Y40         FDCE (Hold_fdce_C_CE)       -0.039    -0.622    MIPs/RD/reg_A/dout_reg[20]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_B/dout_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.562    -0.846    MIPs/UC/clk_out1
    SLICE_X41Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  MIPs/UC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=72, routed)          0.251    -0.454    MIPs/RD/reg_B/dout_reg[31]_2[0]
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_B/dout_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.830    -1.274    MIPs/RD/reg_B/clk_out1
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_B/dout_reg[19]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X35Y40         FDCE (Hold_fdce_C_CE)       -0.039    -0.622    MIPs/RD/reg_B/dout_reg[19]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_B/dout_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.562    -0.846    MIPs/UC/clk_out1
    SLICE_X41Y40         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  MIPs/UC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=72, routed)          0.251    -0.454    MIPs/RD/reg_B/dout_reg[31]_2[0]
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_B/dout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.830    -1.274    MIPs/RD/reg_B/clk_out1
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_B/dout_reg[20]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X35Y40         FDCE (Hold_fdce_C_CE)       -0.039    -0.622    MIPs/RD/reg_B/dout_reg[20]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_IR/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_A/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.203%)  route 0.342ns (64.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.848    MIPs/RD/reg_IR/clk_out1
    SLICE_X40Y37         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  MIPs/RD/reg_IR/dout_reg[24]/Q
                         net (fo=33, routed)          0.342    -0.364    MIPs/RD/banco_registros/Q[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.319 r  MIPs/RD/banco_registros/dout[20]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.319    MIPs/RD/reg_A/D[20]
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.830    -1.274    MIPs/RD/reg_A/clk_out1
    SLICE_X35Y40         FDCE                                         r  MIPs/RD/reg_A/dout_reg[20]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.092    -0.491    MIPs/RD/reg_A/dout_reg[20]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_IR/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/reg_B/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.427%)  route 0.370ns (66.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.848    MIPs/RD/reg_IR/clk_out1
    SLICE_X40Y37         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  MIPs/RD/reg_IR/dout_reg[20]/Q
                         net (fo=49, routed)          0.370    -0.336    MIPs/RD/banco_registros/Q[4]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  MIPs/RD/banco_registros/dout[9]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.291    MIPs/RD/reg_B/D[9]
    SLICE_X34Y32         FDCE                                         r  MIPs/RD/reg_B/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.823    -1.281    MIPs/RD/reg_B/clk_out1
    SLICE_X34Y32         FDCE                                         r  MIPs/RD/reg_B/dout_reg[9]/C
                         clock pessimism              0.691    -0.590    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.121    -0.469    MIPs/RD/reg_B/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.157%)  route 0.398ns (73.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.562    -0.846    MIPs/RD/reg_B/clk_out1
    SLICE_X49Y34         FDCE                                         r  MIPs/RD/reg_B/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  MIPs/RD/reg_B/dout_reg[6]/Q
                         net (fo=4, routed)           0.398    -0.307    MIPs/RD/mem/mem/Q[6]
    RAMB18_X1Y14         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.876    -1.227    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.489    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14     MIPs/RD/mem/mem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14     MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y32     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y44     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y31     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X56Y42     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y36     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y35     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y32     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y32     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y31     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y31     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y42     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y42     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y36     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y36     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y32     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y32     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y31     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y31     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y42     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y42     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y36     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y36     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 12.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.386    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.720 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.720    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.964    12.352    displays_i/clk
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.122    12.474    
                         clock uncertainty           -0.035    12.439    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.062    12.501    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 12.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.386    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.699 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.699    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.964    12.352    displays_i/clk
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.122    12.474    
                         clock uncertainty           -0.035    12.439    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.062    12.501    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  7.802    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 12.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.386    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.625 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.625    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.964    12.352    displays_i/clk
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.122    12.474    
                         clock uncertainty           -0.035    12.439    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.062    12.501    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 12.352 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.386    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.609 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.609    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.964    12.352    displays_i/clk
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.122    12.474    
                         clock uncertainty           -0.035    12.439    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.062    12.501    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.492 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.492    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.958    12.346    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.122    12.468    
                         clock uncertainty           -0.035    12.433    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    12.495    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 12.465 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.606 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.606    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.077    12.465    displays_i/clk
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.122    12.587    
                         clock uncertainty           -0.035    12.552    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.062    12.614    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.471 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.471    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.958    12.346    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.122    12.468    
                         clock uncertainty           -0.035    12.433    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    12.495    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 12.465 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.585 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.585    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.077    12.465    displays_i/clk
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.122    12.587    
                         clock uncertainty           -0.035    12.552    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.062    12.614    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                  8.029    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.397 r  displays_i/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.397    displays_i/contador_refresco_reg[8]_i_1_n_5
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.958    12.346    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[10]/C
                         clock pessimism              0.122    12.468    
                         clock uncertainty           -0.035    12.433    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    12.495    displays_i/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 12.465 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.089     2.548    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     3.004 r  displays_i/contador_refresco_reg[5]/Q
                         net (fo=1, routed)           0.480     3.484    displays_i/contador_refresco_reg_n_0_[5]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.158 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.158    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.272    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.511 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.511    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.077    12.465    displays_i/clk
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.122    12.587    
                         clock uncertainty           -0.035    12.552    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.062    12.614    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  8.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.527     0.753    displays_i/clk
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.894 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.002    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.110 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.110    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.612     1.026    displays_i/clk
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.273     0.753    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     0.858    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.401     0.627    displays_i/clk
    SLICE_X59Y26         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.768 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     0.876    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.984 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.984    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X59Y26         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.466     0.880    displays_i/clk
    SLICE_X59Y26         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.253     0.627    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.105     0.732    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.471     0.697    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     0.946    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.054 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.054    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.546     0.960    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.263     0.697    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     0.802    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.436     0.663    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.804 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     0.912    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.020 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.020    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.509     0.923    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.261     0.663    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     0.768    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.394ns (78.459%)  route 0.108ns (21.541%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.436     0.663    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.804 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     0.912    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.072 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.072    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.111    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.165    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.612     1.026    displays_i/clk
    SLICE_X59Y29         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.219     0.807    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     0.912    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.401     0.627    displays_i/clk
    SLICE_X59Y26         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.768 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     0.873    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X59Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.918 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     0.918    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.988 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.988    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X59Y26         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.466     0.880    displays_i/clk
    SLICE_X59Y26         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.253     0.627    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.105     0.732    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.468     0.694    displays_i/clk
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     0.835 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     0.940    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.055 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.055    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.544     0.958    displays_i/clk
    SLICE_X59Y30         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.264     0.694    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     0.799    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.436     0.663    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.804 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     0.909    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.024 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.024    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.509     0.923    displays_i/clk
    SLICE_X59Y27         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.261     0.663    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     0.768    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.471     0.697    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     0.943    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.058 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.058    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.546     0.960    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.263     0.697    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     0.802    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.471     0.697    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  displays_i/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.109     0.948    displays_i/contador_refresco_reg_n_0_[10]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.059 r  displays_i/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.059    displays_i/contador_refresco_reg[8]_i_1_n_5
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.546     0.960    displays_i/clk
    SLICE_X59Y28         FDRE                                         r  displays_i/contador_refresco_reg[10]/C
                         clock pessimism             -0.263     0.697    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     0.802    displays_i/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26  displays_i/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28  displays_i/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28  displays_i/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y29  displays_i/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y29  displays_i/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y29  displays_i/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y29  displays_i/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30  displays_i/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30  displays_i/contador_refresco_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26  displays_i/contador_refresco_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26  displays_i/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29  displays_i/contador_refresco_reg[13]/C



