Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 16 16:41:47 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : simscape_system
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (80)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (80)
-------------------------------
 There are 80 input ports with no input delay specified. (HIGH)

DW_L1
DW_L2
DW_L3
I_load_in[0]
I_load_in[10]
I_load_in[11]
I_load_in[12]
I_load_in[13]
I_load_in[14]
I_load_in[15]
I_load_in[16]
I_load_in[17]
I_load_in[1]
I_load_in[2]
I_load_in[3]
I_load_in[4]
I_load_in[5]
I_load_in[6]
I_load_in[7]
I_load_in[8]
I_load_in[9]
UP_L1
UP_L2
UP_L3
clk_enable
reset
va_i[0]
va_i[10]
va_i[11]
va_i[12]
va_i[13]
va_i[14]
va_i[15]
va_i[16]
va_i[17]
va_i[1]
va_i[2]
va_i[3]
va_i[4]
va_i[5]
va_i[6]
va_i[7]
va_i[8]
va_i[9]
vb_i[0]
vb_i[10]
vb_i[11]
vb_i[12]
vb_i[13]
vb_i[14]
vb_i[15]
vb_i[16]
vb_i[17]
vb_i[1]
vb_i[2]
vb_i[3]
vb_i[4]
vb_i[5]
vb_i[6]
vb_i[7]
vb_i[8]
vb_i[9]
vc_i[0]
vc_i[10]
vc_i[11]
vc_i[12]
vc_i[13]
vc_i[14]
vc_i[15]
vc_i[16]
vc_i[17]
vc_i[1]
vc_i[2]
vc_i[3]
vc_i[4]
vc_i[5]
vc_i[6]
vc_i[7]
vc_i[8]
vc_i[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

O_I_load[0]
O_I_load[1]
O_I_load[2]
O_I_load[3]
O_I_load[4]
O_I_load[5]
O_I_load[6]
O_I_load[7]
O_Ia[0]
O_Ia[1]
O_Ia[2]
O_Ia[3]
O_Ia[4]
O_Ia[5]
O_Ia[6]
O_Ia[7]
O_Ib[0]
O_Ib[1]
O_Ib[2]
O_Ib[3]
O_Ib[4]
O_Ib[5]
O_Ib[6]
O_Ib[7]
O_Ic[0]
O_Ic[1]
O_Ic[2]
O_Ic[3]
O_Ic[4]
O_Ic[5]
O_Ic[6]
O_Ic[7]
O_Va[0]
O_Va[1]
O_Va[2]
O_Va[3]
O_Va[4]
O_Va[5]
O_Va[6]
O_Va[7]
O_Vb[0]
O_Vb[1]
O_Vb[2]
O_Vb[3]
O_Vb[4]
O_Vb[5]
O_Vb[6]
O_Vb[7]
O_Vc[0]
O_Vc[1]
O_Vc[2]
O_Vc[3]
O_Vc[4]
O_Vc[5]
O_Vc[6]
O_Vc[7]
O_Vout[0]
O_Vout[1]
O_Vout[2]
O_Vout[3]
O_Vout[4]
O_Vout[5]
O_Vout[6]
O_Vout[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.922        0.000                      0                15483        0.172        0.000                      0                15483        5.680        0.000                       0                  6999  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 6.930}      13.860          72.150          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               1.922        0.000                      0                15483        0.172        0.000                      0                15483        5.680        0.000                       0                  6999  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.860ns  (MWCLK rise@13.860ns - MWCLK rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 6.007ns (51.682%)  route 5.616ns (48.318%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 14.784 - 13.860 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/Q
                         net (fo=2, unplaced)         0.752     2.203    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]_107[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.498 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.650     3.148    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.668 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.668    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.785 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.902 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.902    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.701 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6/O[3]
                         net (fo=3, unplaced)         0.636     5.337    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     5.644 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12/O
                         net (fo=2, unplaced)         0.460     6.104    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4/O
                         net (fo=2, unplaced)         0.430     6.658    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8/O
                         net (fo=1, unplaced)         0.000     6.782    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.295 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     7.295    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.626 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[3]
                         net (fo=3, unplaced)         0.636     8.262    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[16]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.569 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30/O
                         net (fo=1, unplaced)         0.000     8.569    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     8.945    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.276 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26/O[3]
                         net (fo=1, unplaced)         0.618     9.894    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/matrixAOutSignal_0[19]
                         LUT6 (Prop_lut6_I5_O)        0.307    10.201 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16/O
                         net (fo=1, unplaced)         0.449    10.650    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.774 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12/O
                         net (fo=1, unplaced)         0.449    11.223    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/p_0_out[19]
                         LUT2 (Prop_lut2_I1_O)        0.124    11.347 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5/O
                         net (fo=1, unplaced)         0.000    11.347    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.723 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.723    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.060 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[1]
                         net (fo=2, unplaced)         0.536    12.596    u_HDL_Subsystem/tapped_delay_reg_next[5]_64[21]
                         FDRE                                         r  u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     13.860    13.860 r  
                                                      0.000    13.860 r  clk (IN)
                         net (fo=7015, unset)         0.924    14.784    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.035    14.749    
                         FDRE (Setup_fdre_C_D)       -0.231    14.518    u_HDL_Subsystem/tapped_delay_reg_reg[5][21]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.860ns  (MWCLK rise@13.860ns - MWCLK rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 6.007ns (51.682%)  route 5.616ns (48.318%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 14.784 - 13.860 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/Q
                         net (fo=2, unplaced)         0.752     2.203    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]_107[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.498 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.650     3.148    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.668 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.668    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.785 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.902 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.902    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.701 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6/O[3]
                         net (fo=3, unplaced)         0.636     5.337    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     5.644 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12/O
                         net (fo=2, unplaced)         0.460     6.104    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4/O
                         net (fo=2, unplaced)         0.430     6.658    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8/O
                         net (fo=1, unplaced)         0.000     6.782    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.295 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     7.295    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.626 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[3]
                         net (fo=3, unplaced)         0.636     8.262    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[16]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.569 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30/O
                         net (fo=1, unplaced)         0.000     8.569    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     8.945    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.276 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26/O[3]
                         net (fo=1, unplaced)         0.618     9.894    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/matrixAOutSignal_0[19]
                         LUT6 (Prop_lut6_I5_O)        0.307    10.201 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16/O
                         net (fo=1, unplaced)         0.449    10.650    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.774 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12/O
                         net (fo=1, unplaced)         0.449    11.223    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/p_0_out[19]
                         LUT2 (Prop_lut2_I1_O)        0.124    11.347 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5/O
                         net (fo=1, unplaced)         0.000    11.347    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.723 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.723    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.060 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[1]
                         net (fo=2, unplaced)         0.536    12.596    u_HDL_Subsystem/tapped_delay_reg_next[5]_64[21]
                         FDRE                                         r  u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     13.860    13.860 r  
                                                      0.000    13.860 r  clk (IN)
                         net (fo=7015, unset)         0.924    14.784    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.035    14.749    
                         FDRE (Setup_fdre_C_D)       -0.231    14.518    u_HDL_Subsystem/tapped_delay_reg_reg[5][21]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.860ns  (MWCLK rise@13.860ns - MWCLK rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 6.007ns (51.682%)  route 5.616ns (48.318%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 14.784 - 13.860 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/Q
                         net (fo=2, unplaced)         0.752     2.203    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]_107[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.498 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.650     3.148    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.668 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.668    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.785 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.902 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.902    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.701 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6/O[3]
                         net (fo=3, unplaced)         0.636     5.337    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     5.644 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12/O
                         net (fo=2, unplaced)         0.460     6.104    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__6_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4/O
                         net (fo=2, unplaced)         0.430     6.658    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8/O
                         net (fo=1, unplaced)         0.000     6.782    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.295 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     7.295    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.626 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/O[3]
                         net (fo=3, unplaced)         0.636     8.262    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[16]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.569 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30/O
                         net (fo=1, unplaced)         0.000     8.569    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][15]_i_30_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.945 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     8.945    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][15]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.276 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg_reg[5][19]_i_26/O[3]
                         net (fo=1, unplaced)         0.618     9.894    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/matrixAOutSignal_0[19]
                         LUT6 (Prop_lut6_I5_O)        0.307    10.201 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16/O
                         net (fo=1, unplaced)         0.449    10.650    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.774 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/tapped_delay_reg[5][19]_i_12/O
                         net (fo=1, unplaced)         0.449    11.223    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/p_0_out[19]
                         LUT2 (Prop_lut2_I1_O)        0.124    11.347 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5/O
                         net (fo=1, unplaced)         0.000    11.347    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg[5][19]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.723 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.723    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.060 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/tapped_delay_reg_reg[5][23]_i_1/O[1]
                         net (fo=2, unplaced)         0.536    12.596    u_HDL_Subsystem/tapped_delay_reg_next[5]_64[21]
                         FDRE                                         r  u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     13.860    13.860 r  
                                                      0.000    13.860 r  clk (IN)
                         net (fo=7015, unset)         0.924    14.784    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/tapped_delay_reg_reg[5][21]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.035    14.749    
                         FDRE (Setup_fdre_C_D)       -0.231    14.518    u_HDL_Subsystem/tapped_delay_reg_reg[5][21]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_FET_CTRL/mergedDelay_regin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.410     0.410    u_FET_CTRL/clk
                         FDRE                                         r  u_FET_CTRL/mergedDelay_regin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_FET_CTRL/mergedDelay_regin_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/DIA0
                         RAMD32                                       r  u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.432     0.432    u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/WCLK
                         RAMD32                                       r  u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.526    u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_FET_CTRL/mergedDelay_regin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.410     0.410    u_FET_CTRL/clk
                         FDRE                                         r  u_FET_CTRL/mergedDelay_regin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 f  u_FET_CTRL/mergedDelay_regin_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/DIA0
                         RAMD32                                       f  u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.432     0.432    u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/WCLK
                         RAMD32                                       r  u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.526    u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_HDL_Subsystem/mergedDelay_regin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.410     0.410    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/mergedDelay_regin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_HDL_Subsystem/mergedDelay_regin_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/DIA0
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.432     0.432    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/WCLK
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.526    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 6.930 }
Period(ns):         13.860
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         13.860      9.976                u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         13.860      9.976                u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         13.860      9.976                u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]__7/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 0.248ns (8.911%)  route 2.535ns (91.089%))
  Logic Levels:           2  (LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  u_simscape_system_tc/O_Ia[7]_INST_0_i_2/O
                         net (fo=1277, unplaced)      0.589     1.686    u_real2uint8/enb_1_37_1
                         LUT4 (Prop_lut4_I2_O)        0.124     1.810 r  u_real2uint8/O_I_load[0]_INST_0/O
                         net (fo=0)                   0.973     2.783    O_I_load[0]
                                                                      r  O_I_load[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 0.248ns (8.911%)  route 2.535ns (91.089%))
  Logic Levels:           2  (LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4722, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  u_simscape_system_tc/O_Ia[7]_INST_0_i_2/O
                         net (fo=1277, unplaced)      0.589     1.686    u_real2uint8/enb_1_37_1
                         LUT4 (Prop_lut4_I2_O)        0.124     1.810 r  u_real2uint8/O_I_load[0]_INST_0/O
                         net (fo=0)                   0.973     2.783    O_I_load[0]
                                                                      r  O_I_load[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 0.248ns (8.911%)  route 2.535ns (91.089%))
  Logic Levels:           2  (LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  u_simscape_system_tc/O_Ia[7]_INST_0_i_2/O
                         net (fo=1277, unplaced)      0.589     1.686    u_real2uint8/enb_1_37_1
                         LUT4 (Prop_lut4_I2_O)        0.124     1.810 f  u_real2uint8/O_I_load[0]_INST_0/O
                         net (fo=0)                   0.973     2.783    O_I_load[0]
                                                                      f  O_I_load[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4722, unset)         0.410     0.410    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.924     0.924    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_real2uint8/Delay20_out1_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 0.897ns (27.182%)  route 2.403ns (72.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.973     0.973    u_real2uint8/clk
                         FDRE                                         r  u_real2uint8/Delay20_out1_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_real2uint8/Delay20_out1_2_reg[10]/Q
                         net (fo=7, unplaced)         1.000     2.451    u_real2uint8/Delay20_out1_2[10]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.746 r  u_real2uint8/O_I_load[7]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.430     3.176    u_real2uint8/O_I_load[7]_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.300 r  u_real2uint8/O_I_load[6]_INST_0/O
                         net (fo=0)                   0.973     4.273    O_I_load[6]
                                                                      r  O_I_load[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_real2uint8/Delay20_out1_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 0.897ns (27.182%)  route 2.403ns (72.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.973     0.973    u_real2uint8/clk
                         FDRE                                         r  u_real2uint8/Delay20_out1_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  u_real2uint8/Delay20_out1_2_reg[10]/Q
                         net (fo=7, unplaced)         1.000     2.451    u_real2uint8/Delay20_out1_2[10]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.746 f  u_real2uint8/O_I_load[7]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.430     3.176    u_real2uint8/O_I_load[7]_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.300 r  u_real2uint8/O_I_load[6]_INST_0/O
                         net (fo=0)                   0.973     4.273    O_I_load[6]
                                                                      r  O_I_load[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_real2uint8/Delay20_out1_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 0.897ns (27.182%)  route 2.403ns (72.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.973     0.973    u_real2uint8/clk
                         FDRE                                         r  u_real2uint8/Delay20_out1_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_real2uint8/Delay20_out1_2_reg[10]/Q
                         net (fo=7, unplaced)         1.000     2.451    u_real2uint8/Delay20_out1_2[10]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.746 r  u_real2uint8/O_I_load[7]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.430     3.176    u_real2uint8/O_I_load[7]_INST_0_i_1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.300 f  u_real2uint8/O_I_load[6]_INST_0/O
                         net (fo=0)                   0.973     4.273    O_I_load[6]
                                                                      f  O_I_load[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_real2uint8/Delay29_bypass_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.245ns (28.714%)  route 0.608ns (71.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.410     0.410    u_real2uint8/clk
                         FDRE                                         r  u_real2uint8/Delay29_bypass_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_real2uint8/Delay29_bypass_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.198     0.755    u_real2uint8/Delay29_bypass_reg[0]
                         LUT4 (Prop_lut4_I3_O)        0.098     0.853 r  u_real2uint8/O_I_load[0]_INST_0/O
                         net (fo=0)                   0.410     1.263    O_I_load[0]
                                                                      r  O_I_load[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_real2uint8/Delay29_bypass_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.245ns (28.714%)  route 0.608ns (71.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.410     0.410    u_real2uint8/clk
                         FDRE                                         r  u_real2uint8/Delay29_bypass_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 f  u_real2uint8/Delay29_bypass_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.198     0.755    u_real2uint8/Delay29_bypass_reg[0]
                         LUT4 (Prop_lut4_I3_O)        0.098     0.853 f  u_real2uint8/O_I_load[0]_INST_0/O
                         net (fo=0)                   0.410     1.263    O_I_load[0]
                                                                      f  O_I_load[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_real2uint8/Delay29_bypass_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.245ns (28.714%)  route 0.608ns (71.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.410     0.410    u_real2uint8/clk
                         FDRE                                         r  u_real2uint8/Delay29_bypass_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_real2uint8/Delay29_bypass_reg_reg[2]/Q
                         net (fo=1, unplaced)         0.198     0.755    u_real2uint8/Delay29_bypass_reg[2]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.853 r  u_real2uint8/O_I_load[2]_INST_0/O
                         net (fo=0)                   0.410     1.263    O_I_load[2]
                                                                      r  O_I_load[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         13217 Endpoints
Min Delay         13217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 0.620ns (12.808%)  route 4.221ns (87.192%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  u_simscape_system_tc/O_Ia[7]_INST_0_i_2/O
                         net (fo=1277, unplaced)      0.589     1.686    u_FET_CTRL/enb_1_37_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.810 r  u_FET_CTRL/mul_out1[5]_i_65__0/O
                         net (fo=1, unplaced)         0.449     2.259    u_FET_CTRL/mul_out1[5]_i_65__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.383 r  u_FET_CTRL/mul_out1[5]_i_20__1/O
                         net (fo=1, unplaced)         0.902     3.285    u_FET_CTRL/u_ShiftRegisterRAM/buffSig_held_1_reg[17]_1
                         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  u_FET_CTRL/u_ShiftRegisterRAM/mul_out1[5]_i_1__1/O
                         net (fo=19, unplaced)        0.508     3.917    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/in0_5[11]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.041 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_1/O
                         net (fo=16, unplaced)        0.800     4.841    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_7[24]
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.924     0.924    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/CLK

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 0.620ns (12.808%)  route 4.221ns (87.192%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  u_simscape_system_tc/O_Ia[7]_INST_0_i_2/O
                         net (fo=1277, unplaced)      0.589     1.686    u_FET_CTRL/enb_1_37_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.810 r  u_FET_CTRL/mul_out1[5]_i_65__0/O
                         net (fo=1, unplaced)         0.449     2.259    u_FET_CTRL/mul_out1[5]_i_65__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.383 r  u_FET_CTRL/mul_out1[5]_i_20__1/O
                         net (fo=1, unplaced)         0.902     3.285    u_FET_CTRL/u_ShiftRegisterRAM/buffSig_held_1_reg[17]_1
                         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  u_FET_CTRL/u_ShiftRegisterRAM/mul_out1[5]_i_1__1/O
                         net (fo=19, unplaced)        0.508     3.917    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/in0_5[11]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.041 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_1/O
                         net (fo=16, unplaced)        0.800     4.841    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_7[24]
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.924     0.924    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/CLK

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 0.620ns (12.808%)  route 4.221ns (87.192%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4722, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  u_simscape_system_tc/O_Ia[7]_INST_0_i_2/O
                         net (fo=1277, unplaced)      0.589     1.686    u_FET_CTRL/enb_1_37_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.810 r  u_FET_CTRL/mul_out1[5]_i_65__0/O
                         net (fo=1, unplaced)         0.449     2.259    u_FET_CTRL/mul_out1[5]_i_65__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.383 r  u_FET_CTRL/mul_out1[5]_i_20__1/O
                         net (fo=1, unplaced)         0.902     3.285    u_FET_CTRL/u_ShiftRegisterRAM/buffSig_held_1_reg[17]_1
                         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  u_FET_CTRL/u_ShiftRegisterRAM/mul_out1[5]_i_1__1/O
                         net (fo=19, unplaced)        0.508     3.917    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/in0_5[11]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.041 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_1/O
                         net (fo=16, unplaced)        0.800     4.841    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_7[24]
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.924     0.924    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.410     0.410    clk_enable
                         FDRE                                         r  s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.432     0.432    clk
                         FDRE                                         r  s_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4722, unset)         0.410     0.410    clk_enable
                         FDRE                                         r  s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.432     0.432    clk
                         FDRE                                         r  s_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4722, unset)         0.410     0.410    clk_enable
                         FDRE                                         f  s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7015, unset)         0.432     0.432    clk
                         FDRE                                         r  s_reg[0]/C





