{"id":"silicon-arena-0j0","title":"EPIC: Part 4 - Validation \u0026 Benchmarking","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:26.88125-08:00","created_by":"stas","updated_at":"2026-01-11T18:09:26.88125-08:00","labels":["epic","part:4"]}
{"id":"silicon-arena-3m3","title":"EPIC: Part 3 - Implementation","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:26.164886-08:00","created_by":"stas","updated_at":"2026-01-11T18:09:26.164886-08:00","labels":["epic","part:3"]}
{"id":"silicon-arena-6g7","title":"EPIC: Part 1 - Concept Scripts","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:25.115639-08:00","created_by":"stas","updated_at":"2026-01-11T18:09:25.115639-08:00","labels":["epic","part:1"]}
{"id":"silicon-arena-6g7.1","title":"Create 8-bit ALU RTL test design","description":"Create test RTL designs for verification concepts.\n\nCOMPLETED:\n1. Simple 8-bit integer ALU (concepts/rtl/alu_8bit/)\n   - ADD, SUB, AND, OR, XOR, NOT, SHL, SHR\n   - Zero, Overflow, Carry flags\n   - Python BFM for golden reference\n\n2. IEEE-754 32-bit FP ALU (concepts/rtl/fp_alu_32bit/)\n   - Source: UVM_Machine project\n   - Floating-point: ADD, SUB, MUL, DIV\n   - Logical: AND, OR, XOR, shifts, complement\n   - Float-to-integer conversion\n   - Complete UVM testbench with coverage\n   - SystemVerilog reference model\n\nSpec References:\n- File 2: 'ALU.v module'\n- UVM_Machine: https://anonymous.4open.science/r/UVM_Machine-7806","status":"closed","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:43.947918-08:00","created_by":"stas","updated_at":"2026-01-11T18:28:45.349728-08:00","closed_at":"2026-01-11T18:28:45.349728-08:00","close_reason":"Closed","labels":["part:1","rtl"],"dependencies":[{"issue_id":"silicon-arena-6g7.1","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:09:43.948721-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.10","title":"SymbiYosys: BMC on simple property","description":"Concept script: Run bounded model checking with SymbiYosys.\n\nSpec Reference: File 3 - 'SBY bounded check'\n\nSteps:\n1. Add simple SVA property to ALU (e.g., overflow detection)\n2. Create .sby configuration file\n3. Run sby with bmc engine\n4. Parse results\n\nAcceptance Criteria:\n- [ ] concepts/track-b-formal/02-sby-bounded/\n- [ ] alu_props.sv with SVA assertions\n- [ ] alu.sby configuration\n- [ ] run.sh and results parser\n- [ ] README explaining BMC workflow\n\nDependencies: Yosys synthesis task","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:20.953863-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:20.953863-08:00","labels":["formal","part:1"],"dependencies":[{"issue_id":"silicon-arena-6g7.10","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:20.954347-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.11","title":"CrossHair: symbolic execution on Python BFM","description":"Concept script: Use CrossHair for symbolic execution of Python ALU model.\n\nSpec Reference: File 4 - 'CrossHair annotations'\n\nDeliverable:\n- Python ALU model (alu_bfm.py)\n- CrossHair annotations for property checking\n- Demonstrate finding corner cases symbolically\n\nAcceptance Criteria:\n- [ ] concepts/track-d-prertl/01-crosshair/\n- [ ] alu_bfm.py with type hints\n- [ ] Properties as crosshair.check() calls\n- [ ] Example output showing discovered violations\n- [ ] README explaining CrossHair setup\n\nDependencies: None (can start immediately)","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:35.631012-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:35.631012-08:00","labels":["part:1","prertl"],"dependencies":[{"issue_id":"silicon-arena-6g7.11","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:35.631499-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.12","title":"icontract: Design-by-Contract decorators example","description":"Concept script: Use icontract for Design-by-Contract on Python models.\n\nSpec Reference: File 4 - 'icontract library' and 'Design by Contract'\n\nDeliverable:\n- Python model with @icontract.require, @icontract.ensure, @icontract.invariant\n- Demonstrate contract violation detection\n\nAcceptance Criteria:\n- [ ] concepts/track-d-prertl/02-icontract/\n- [ ] model_dbc.py with annotated class\n- [ ] Test showing contract failures\n- [ ] README explaining DbC concepts\n\nDependencies: None","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:36.135888-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:36.135888-08:00","labels":["part:1","prertl"],"dependencies":[{"issue_id":"silicon-arena-6g7.12","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:36.136345-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.13","title":"E2E: iterative coverage closure loop","description":"Concept script: Full coverage closure loop with LLM stimulus generation.\n\nSpec Reference: File 2 - 'Episode ends when coverage saturates'\n\nWorkflow:\n1. Run initial tests, collect coverage\n2. Parse coverage holes\n3. LLM generates new test vectors\n4. Run tests, collect new coverage\n5. Repeat until coverage saturates or max iterations\n\nAcceptance Criteria:\n- [ ] concepts/track-a-simulation/06-coverage-closure/\n- [ ] coverage_loop.py orchestrating the loop\n- [ ] Visualization of coverage progression\n- [ ] Stop condition: delta \u003c threshold or max_iters\n- [ ] Full documentation of results\n\nDependencies: All Track A simulation tasks","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:36.628335-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:36.628335-08:00","labels":["integration","part:1"],"dependencies":[{"issue_id":"silicon-arena-6g7.13","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:36.628785-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.2","title":"Create FSM counter test design","description":"Create an FSM-based up/down counter for testing state machine verification.\n\nSpec Reference: File 1 (Hardware Verification Arena Plan Refinement.md) - State machine examples\n\nFeatures:\n- Up/down control\n- Load value capability\n- Overflow/underflow detection\n- Multiple states (IDLE, COUNT_UP, COUNT_DOWN, LOAD)\n\nAcceptance Criteria:\n- [ ] counter_fsm.v with clear state encoding\n- [ ] Located in concepts/rtl/counter_fsm/\n- [ ] README with state diagram","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:44.466543-08:00","created_by":"stas","updated_at":"2026-01-11T18:09:44.466543-08:00","labels":["part:1","rtl"],"dependencies":[{"issue_id":"silicon-arena-6g7.2","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:09:44.466981-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.3","title":"Setup Docker EDA base image","description":"Create Docker image with Verilator, Yosys, and Python verification tools.\n\nSpec Reference: File 2 (RL Verification Gym Architecture.md) - 'VeriGym Dockerfile Specification'\n\nContents:\n- Ubuntu 22.04 base\n- Verilator 5.x\n- Yosys\n- SymbiYosys (formal)\n- Python 3.11 with cocotb, cocotb-coverage, pyvcd\n\nAcceptance Criteria:\n- [ ] Dockerfile in concepts/docker/eda-base/\n- [ ] docker-compose.yaml for easy testing\n- [ ] Build script with versioning\n- [ ] Verify all tools work: verilator --version, yosys --version, sby --version","status":"in_progress","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:44.999705-08:00","created_by":"stas","updated_at":"2026-01-11T18:28:57.912068-08:00","labels":["docker","part:1"],"dependencies":[{"issue_id":"silicon-arena-6g7.3","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:09:45.000157-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.4","title":"Verilator: compile ALU to C++ and run simulation","description":"Concept script: Compile ALU with Verilator and run basic simulation.\n\nSpec Reference: File 2 - 'verilator --cc' and 'RTLEnv wrapper'\n\nSteps:\n1. Compile ALU.v with verilator --cc --exe\n2. Create simple C++ testbench (tb_alu.cpp)\n3. Drive inputs, check outputs\n4. Generate VCD waveform\n\nAcceptance Criteria:\n- [ ] concepts/track-a-simulation/01-verilator-compile/\n- [ ] run.sh script that compiles and executes\n- [ ] VCD output viewable in gtkwave\n- [ ] README documenting Verilator flags used\n\nDependencies: silicon-arena-6g7.1 (ALU), silicon-arena-6g7.3 (Docker)","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:00.449783-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:00.449783-08:00","labels":["part:1","simulation"],"dependencies":[{"issue_id":"silicon-arena-6g7.4","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:00.45032-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.5","title":"Verilator: generate line and toggle coverage","description":"Concept script: Generate coverage reports with Verilator.\n\nSpec Reference: File 2 - 'Coverage tracking via Verilator --coverage'\n\nSteps:\n1. Compile with --coverage flag\n2. Run simulation\n3. Extract coverage.dat\n4. Use verilator_coverage to generate reports\n\nAcceptance Criteria:\n- [ ] concepts/track-a-simulation/02-verilator-coverage/\n- [ ] Line coverage report\n- [ ] Toggle coverage report\n- [ ] HTML coverage visualization\n- [ ] README explaining coverage metrics\n\nDependencies: silicon-arena-6g7.1 (ALU)","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:00.99581-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:00.99581-08:00","labels":["part:1","simulation"],"dependencies":[{"issue_id":"silicon-arena-6g7.5","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:00.996359-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.6","title":"Parse Verilator coverage.dat to Python dict","description":"Concept script: Parse Verilator coverage output into Python data structures.\n\nSpec Reference: File 2 - 'CoverageParser utility'\n\nDeliverable:\n- Python script that reads coverage.dat\n- Outputs dict with: {file: {line: hits, ...}, toggles: {...}}\n- Computes total coverage percentage\n\nAcceptance Criteria:\n- [ ] concepts/track-a-simulation/04-coverage-parsing/\n- [ ] coverage_parser.py module\n- [ ] Unit tests for parser\n- [ ] Example output showing coverage holes\n- [ ] README with coverage.dat format documentation\n\nDependencies: Verilator coverage task","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:01.561657-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:01.561657-08:00","labels":["part:1","simulation"],"dependencies":[{"issue_id":"silicon-arena-6g7.6","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:01.56208-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.7","title":"Cocotb: basic testbench for ALU","description":"Concept script: Create Cocotb testbench for ALU.\n\nSpec Reference: File 2 - 'Cocotb testbenches'\n\nDeliverable:\n- Python cocotb testbench (test_alu.py)\n- Makefile for running with Verilator\n- Random and directed tests\n\nAcceptance Criteria:\n- [ ] concepts/track-a-simulation/03-cocotb-basic/\n- [ ] test_alu.py with @cocotb.test decorators\n- [ ] Makefile using cocotb-test\n- [ ] Pass rate reporting\n- [ ] README with cocotb setup instructions\n\nDependencies: silicon-arena-6g7.1 (ALU), silicon-arena-6g7.3 (Docker)","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:19.281686-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:19.281686-08:00","labels":["part:1","simulation"],"dependencies":[{"issue_id":"silicon-arena-6g7.7","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:19.28228-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.8","title":"LLM: generate stimulus from coverage holes","description":"Concept script: Use Claude API to generate test vectors targeting uncovered lines.\n\nSpec Reference: File 2 - 'Stimulus Agent task'\n\nWorkflow:\n1. Parse coverage report to find uncovered lines\n2. Provide RTL + coverage holes to LLM\n3. LLM generates test vectors\n4. Run simulation, measure coverage improvement\n\nAcceptance Criteria:\n- [ ] concepts/track-a-simulation/05-llm-stimulus/\n- [ ] llm_stimulus.py using anthropic SDK\n- [ ] Prompt template for stimulus generation\n- [ ] Example showing coverage improvement\n- [ ] Cost tracking per generation\n\nDependencies: Coverage parsing task","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:19.794602-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:19.794602-08:00","labels":["llm","part:1"],"dependencies":[{"issue_id":"silicon-arena-6g7.8","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:19.795054-08:00","created_by":"stas"}]}
{"id":"silicon-arena-6g7.9","title":"Yosys: synthesize ALU to netlist","description":"Concept script: Synthesize ALU with Yosys.\n\nSpec Reference: File 3 - 'Yosys for synthesis'\n\nSteps:\n1. Read Verilog with 'read_verilog'\n2. Synthesize with 'synth'\n3. Write netlist (JSON and Verilog)\n4. Generate statistics\n\nAcceptance Criteria:\n- [ ] concepts/track-b-formal/01-yosys-synthesis/\n- [ ] synth.ys Yosys script\n- [ ] run.sh script\n- [ ] Output: netlist.json, netlist.v\n- [ ] README with synthesis stats\n\nDependencies: silicon-arena-6g7.1 (ALU)","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:10:20.328527-08:00","created_by":"stas","updated_at":"2026-01-11T18:10:20.328527-08:00","labels":["formal","part:1"],"dependencies":[{"issue_id":"silicon-arena-6g7.9","depends_on_id":"silicon-arena-6g7","type":"parent-child","created_at":"2026-01-11T18:10:20.329007-08:00","created_by":"stas"}]}
{"id":"silicon-arena-s69","title":"EPIC: Part 2 - Gym Architecture","status":"open","priority":2,"issue_type":"task","created_at":"2026-01-11T18:09:25.639156-08:00","created_by":"stas","updated_at":"2026-01-11T18:09:25.639156-08:00","labels":["epic","part:2"]}
