v++ -c -k  xilGzipZlibDecompressStream -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibDecompressStream.cpp -o xilGzipZlibDecompressStream.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8 -DLL_MODEL=true -DFREE_RUNNING_KERNEL
v++ -c -k  xilMM2S -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilMM2S.cpp -o xilMM2S.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
v++ -c -k  xilS2MM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilS2MM.cpp -o xilS2MM.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilGzipZlibDecompressStream
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/log/xilGzipZlibDecompressStream
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilMM2S
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/log/xilMM2S
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilS2MM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/log/xilS2MM
Running Dispatch Server on port:37493
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo.compile_summary, at Mon Jan  9 04:56:19 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 04:56:19 2023
Running Dispatch Server on port:35591
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilMM2S.xo.compile_summary, at Mon Jan  9 04:56:20 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 04:56:20 2023
Running Dispatch Server on port:35395
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilS2MM.xo.compile_summary, at Mon Jan  9 04:56:22 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 04:56:22 2023
Running Rule Check Server on port:45875
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilGzipZlibDecompressStream/v++_compile_xilGzipZlibDecompressStream_guidance.html', at Mon Jan  9 04:56:22 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:43347
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilMM2S/v++_compile_xilMM2S_guidance.html', at Mon Jan  9 04:56:23 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:39939
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilS2MM/v++_compile_xilS2MM_guidance.html', at Mon Jan  9 04:56:25 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibDecompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilMM2S'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilS2MM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilMM2S Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/xilMM2S/xilMM2S/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'streamDataDm2kSync'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'streamDataDm2kSync'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilMM2S/system_estimate_xilMM2S.xtxt
INFO: [v++ 60-586] Created xilMM2S.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilMM2S.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 19s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilS2MM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/xilS2MM/xilS2MM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'streamDataK2dm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'streamDataK2dm'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilS2MM/system_estimate_xilS2MM.xtxt
INFO: [v++ 60-586] Created xilS2MM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilS2MM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 37s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibDecompressStream Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/xilGzipZlibDecompressStream/xilGzipZlibDecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_415_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_415_1'
INFO: [v++ 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [v++ 204-61] Pipelining loop 'ByteGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ByteGen'
INFO: [v++ 204-61] Pipelining loop 'cnt_lens'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [v++ 204-61] Pipelining loop 'firstCode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'bytegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [v++ 204-61] Pipelining loop 'read_fname'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_fname'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1117_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_3'
INFO: [v++ 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dyn_len_bits'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1068_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1068_2'
INFO: [v++ 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'strd_blk_cpy'
INFO: [v++ 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [v++ 204-61] Pipelining loop 'lzProcessing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lzProcessing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lzliteralUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lzliteralUpsizer'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_528_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_528_1'
INFO: [v++ 200-789] **** Estimated Fmax: 254.04 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/report/xilGzipZlibDecompressStream/system_estimate_xilGzipZlibDecompressStream.xtxt
INFO: [v++ 60-586] Created xilGzipZlibDecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 5m 19s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilGzipZlibDecompressStream.xo xilMM2S.xo xilS2MM.xo -o gzip_zlib_decompress.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/logs/link
Running Dispatch Server on port:36877
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.xclbin.link_summary, at Mon Jan  9 05:01:43 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:01:43 2023
Running Rule Check Server on port:39933
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/reports/link/v++_link_gzip_zlib_decompress_guidance.html', at Mon Jan  9 05:01:47 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:01:57] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilMM2S.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilS2MM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:02:01 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilMM2S.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/xilS2MM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:02:01] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0,xilGzipZlibDecompressStream -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilMM2S_1_0,xilMM2S -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilS2MM_1_0,xilS2MM -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:02:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 118255 ; free virtual = 225414
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:02:19] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilMM2S:1:xilMM2S_1 -nk xilS2MM:1:xilS2MM_1 -nk xilGzipZlibDecompressStream:1:xilGzipZlibDecompressStream_1 -sc xilMM2S_1.outStream:xilGzipZlibDecompressStream_1.inaxistreamd -sc xilGzipZlibDecompressStream_1.outaxistreamd:xilS2MM_1.inStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilMM2S, num: 1  {xilMM2S_1}
INFO: [CFGEN 83-0]   kernel: xilS2MM, num: 1  {xilS2MM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibDecompressStream, num: 1  {xilGzipZlibDecompressStream_1}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilMM2S_1.outStream => xilGzipZlibDecompressStream_1.inaxistreamd
INFO: [CFGEN 83-0]   xilGzipZlibDecompressStream_1.outaxistreamd => xilS2MM_1.inStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.encoded_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.status_flag to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:02:26] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 117144 ; free virtual = 224304
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:02:26] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:02:32] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 117111 ; free virtual = 224279
INFO: [v++ 60-1441] [05:02:32] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 117154 ; free virtual = 224318
INFO: [v++ 60-1443] [05:02:32] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [05:02:40] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 117109 ; free virtual = 224282
INFO: [v++ 60-1443] [05:02:40] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [05:02:42] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 116699 ; free virtual = 223878
INFO: [v++ 60-1443] [05:02:42] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilS2MM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilMM2S_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:03:23] Run vpl: Step create_project: Started
Creating Vivado project.
[05:03:29] Run vpl: Step create_project: Completed
[05:03:29] Run vpl: Step create_bd: Started
[05:04:46] Run vpl: Step create_bd: RUNNING...
[05:06:01] Run vpl: Step create_bd: RUNNING...
[05:06:04] Run vpl: Step create_bd: Completed
[05:06:04] Run vpl: Step update_bd: Started
[05:06:05] Run vpl: Step update_bd: Completed
[05:06:05] Run vpl: Step generate_target: Started
[05:07:21] Run vpl: Step generate_target: RUNNING...
[05:08:18] Run vpl: Step generate_target: Completed
[05:08:18] Run vpl: Step config_hw_runs: Started
[05:08:23] Run vpl: Step config_hw_runs: Completed
[05:08:23] Run vpl: Step synth: Started
[05:08:53] Block-level synthesis in progress, 0 of 12 jobs complete, 8 jobs running.
[05:09:24] Block-level synthesis in progress, 0 of 12 jobs complete, 8 jobs running.
[05:09:55] Block-level synthesis in progress, 0 of 12 jobs complete, 8 jobs running.
[05:10:25] Block-level synthesis in progress, 0 of 12 jobs complete, 8 jobs running.
[05:10:55] Block-level synthesis in progress, 0 of 12 jobs complete, 8 jobs running.
[05:11:26] Block-level synthesis in progress, 1 of 12 jobs complete, 7 jobs running.
[05:11:56] Block-level synthesis in progress, 2 of 12 jobs complete, 8 jobs running.
[05:12:26] Block-level synthesis in progress, 3 of 12 jobs complete, 7 jobs running.
[05:12:56] Block-level synthesis in progress, 5 of 12 jobs complete, 5 jobs running.
[05:13:27] Block-level synthesis in progress, 6 of 12 jobs complete, 4 jobs running.
[05:13:57] Block-level synthesis in progress, 8 of 12 jobs complete, 2 jobs running.
[05:14:27] Block-level synthesis in progress, 9 of 12 jobs complete, 2 jobs running.
[05:14:58] Block-level synthesis in progress, 11 of 12 jobs complete, 0 jobs running.
[05:15:28] Block-level synthesis in progress, 11 of 12 jobs complete, 1 job running.
[05:15:58] Block-level synthesis in progress, 11 of 12 jobs complete, 1 job running.
[05:16:28] Block-level synthesis in progress, 11 of 12 jobs complete, 1 job running.
[05:16:59] Block-level synthesis in progress, 11 of 12 jobs complete, 1 job running.
[05:17:29] Block-level synthesis in progress, 12 of 12 jobs complete, 0 jobs running.
[05:17:59] Top-level synthesis in progress.
[05:18:30] Top-level synthesis in progress.
[05:19:00] Run vpl: Step synth: Completed
[05:19:00] Run vpl: Step impl: Started
[05:33:11] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 30m 24s 

[05:33:11] Starting logic optimization..
[05:34:42] Phase 1 Retarget
[05:34:42] Phase 2 Constant propagation
[05:35:12] Phase 3 Sweep
[05:35:42] Phase 4 BUFG optimization
[05:36:13] Phase 5 Shift Register Optimization
[05:36:13] Phase 6 Post Processing Netlist
[05:38:45] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 33s 

[05:38:45] Starting logic placement..
[05:39:15] Phase 1 Placer Initialization
[05:39:15] Phase 1.1 Placer Initialization Netlist Sorting
[05:44:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[05:46:20] Phase 1.3 Build Placer Netlist Model
[05:49:24] Phase 1.4 Constrain Clocks/Macros
[05:49:55] Phase 2 Global Placement
[05:49:55] Phase 2.1 Floorplanning
[05:50:56] Phase 2.1.1 Partition Driven Placement
[05:50:56] Phase 2.1.1.1 PBP: Partition Driven Placement
[05:51:26] Phase 2.1.1.2 PBP: Clock Region Placement
[05:56:32] Phase 2.1.1.3 PBP: Compute Congestion
[05:56:32] Phase 2.1.1.4 PBP: UpdateTiming
[05:57:03] Phase 2.1.1.5 PBP: Add part constraints
[05:57:33] Phase 2.2 Update Timing before SLR Path Opt
[05:57:33] Phase 2.3 Global Placement Core
[06:08:42] Phase 2.3.1 Physical Synthesis In Placer
[06:11:44] Phase 3 Detail Placement
[06:11:44] Phase 3.1 Commit Multi Column Macros
[06:11:44] Phase 3.2 Commit Most Macros & LUTRAMs
[06:12:45] Phase 3.3 Small Shape DP
[06:12:45] Phase 3.3.1 Small Shape Clustering
[06:13:46] Phase 3.3.2 Flow Legalize Slice Clusters
[06:13:46] Phase 3.3.3 Slice Area Swap
[06:15:17] Phase 3.4 Place Remaining
[06:15:17] Phase 3.5 Re-assign LUT pins
[06:15:48] Phase 3.6 Pipeline Register Optimization
[06:15:48] Phase 3.7 Fast Optimization
[06:16:49] Phase 4 Post Placement Optimization and Clean-Up
[06:16:49] Phase 4.1 Post Commit Optimization
[06:18:20] Phase 4.1.1 Post Placement Optimization
[06:18:20] Phase 4.1.1.1 BUFG Insertion
[06:18:20] Phase 1 Physical Synthesis Initialization
[06:18:50] Phase 4.1.1.2 BUFG Replication
[06:20:21] Phase 4.1.1.3 Replication
[06:21:52] Phase 4.2 Post Placement Cleanup
[06:21:52] Phase 4.3 Placer Reporting
[06:21:52] Phase 4.3.1 Print Estimated Congestion
[06:22:23] Phase 4.4 Final Placement Cleanup
[06:34:33] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 55m 48s 

[06:34:33] Starting logic routing..
[06:36:04] Phase 1 Build RT Design
[06:38:06] Phase 2 Router Initialization
[06:38:06] Phase 2.1 Fix Topology Constraints
[06:43:09] Phase 2.2 Pre Route Cleanup
[06:43:09] Phase 2.3 Global Clock Net Routing
[06:44:10] Phase 2.4 Update Timing
[06:45:42] Phase 2.5 Update Timing for Bus Skew
[06:45:42] Phase 2.5.1 Update Timing
[06:46:42] Phase 3 Initial Routing
[06:46:42] Phase 3.1 Global Routing
[06:47:43] Phase 4 Rip-up And Reroute
[06:47:43] Phase 4.1 Global Iteration 0
[06:52:17] Phase 4.2 Global Iteration 1
[06:54:50] Phase 4.3 Global Iteration 2
[06:57:22] Phase 4.4 Global Iteration 3
[06:58:53] Phase 4.5 Global Iteration 4
[06:59:54] Phase 4.6 Global Iteration 5
[07:01:56] Phase 5 Delay and Skew Optimization
[07:01:56] Phase 5.1 Delay CleanUp
[07:01:56] Phase 5.2 Clock Skew Optimization
[07:02:26] Phase 6 Post Hold Fix
[07:02:26] Phase 6.1 Hold Fix Iter
[07:02:26] Phase 6.1.1 Update Timing
[07:03:27] Phase 7 Leaf Clock Prog Delay Opt
[07:04:28] Phase 8 Route finalize
[07:04:28] Phase 9 Verifying routed nets
[07:04:28] Phase 10 Depositing Routes
[07:04:58] Phase 11 Post Router Timing
[07:04:58] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 30m 25s 

[07:04:58] Starting bitstream generation..
[07:18:39] Creating bitmap...
[07:30:20] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[07:30:20] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 25m 21s 
[07:31:55] Run vpl: Step impl: Completed
[07:31:56] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [07:31:57] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:54 ; elapsed = 02:29:14 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 34187 ; free virtual = 150611
INFO: [v++ 60-1443] [07:31:57] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [07:32:04] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 36527 ; free virtual = 152951
INFO: [v++ 60-1443] [07:32:04] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30823852 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4613 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 27538 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 19801 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (30906963 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [07:32:04] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 36439 ; free virtual = 152892
INFO: [v++ 60-1443] [07:32:04] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [07:32:05] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 36439 ; free virtual = 152892
INFO: [v++ 60-1443] [07:32:05] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [07:32:05] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 36439 ; free virtual = 152892
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/reports/link/system_estimate_gzip_zlib_decompress.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.ltx
INFO: [v++ 60-586] Created gzip_zlib_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/reports/link/v++_link_gzip_zlib_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_decompress/gzip_zlib_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 30m 32s
INFO: [v++ 60-1653] Closing dispatch client.
