
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _1572_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _1639_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1572_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.03    0.15    0.38    0.38 ^ _1572_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         net106 (net)
                  0.15    0.00    0.38 ^ _0797_/A (sky130_fd_sc_hd__inv_2)
     4    0.01    0.05    0.06    0.44 v _0797_/Y (sky130_fd_sc_hd__inv_2)
                                         _0222_ (net)
                  0.05    0.00    0.44 v _0798_/A (sky130_fd_sc_hd__and2_1)
     2    0.01    0.05    0.15    0.59 v _0798_/X (sky130_fd_sc_hd__and2_1)
                                         _0223_ (net)
                  0.05    0.00    0.59 v _0800_/C1 (sky130_fd_sc_hd__a2111o_1)
     2    0.00    0.07    0.35    0.94 v _0800_/X (sky130_fd_sc_hd__a2111o_1)
                                         _0225_ (net)
                  0.07    0.00    0.94 v _0860_/A (sky130_fd_sc_hd__or3b_1)
     2    0.00    0.08    0.39    1.33 v _0860_/X (sky130_fd_sc_hd__or3b_1)
                                         _0285_ (net)
                  0.08    0.00    1.33 v _0874_/A (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.56    1.88 v _0874_/X (sky130_fd_sc_hd__or4b_1)
                                         _0299_ (net)
                  0.11    0.00    1.88 v _0899_/A (sky130_fd_sc_hd__or3_1)
     2    0.01    0.09    0.42    2.31 v _0899_/X (sky130_fd_sc_hd__or3_1)
                                         _0324_ (net)
                  0.09    0.00    2.31 v _0900_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.01    0.06    0.22    2.53 v _0900_/X (sky130_fd_sc_hd__a31o_1)
                                         _0325_ (net)
                  0.06    0.00    2.53 v _0921_/A2 (sky130_fd_sc_hd__a31o_1)
     2    0.01    0.07    0.24    2.77 v _0921_/X (sky130_fd_sc_hd__a31o_1)
                                         _0346_ (net)
                  0.07    0.00    2.77 v _1351_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.22    3.00 v _1351_/X (sky130_fd_sc_hd__or2_1)
                                         _0701_ (net)
                  0.05    0.00    3.00 v _1352_/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.09    0.19    3.19 v _1352_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0702_ (net)
                  0.09    0.00    3.19 v _1394_/B1 (sky130_fd_sc_hd__o211a_2)
     5    0.02    0.09    0.20    3.39 v _1394_/X (sky130_fd_sc_hd__o211a_2)
                                         _0728_ (net)
                  0.09    0.00    3.39 v _1395_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.10    0.22    3.61 v _1395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0729_ (net)
                  0.10    0.00    3.61 v _1396_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.17    3.78 v _1396_/X (sky130_fd_sc_hd__and2b_1)
                                         _0730_ (net)
                  0.03    0.00    3.78 v _1397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    3.86 v _1397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0091_ (net)
                  0.02    0.00    3.86 v _1639_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.86   data arrival time

                  0.00 1100.00 1100.00   clock core_clk (rise edge)
                          0.00 1100.00   clock network delay (ideal)
                          0.00 1100.00   clock reconvergence pessimism
                               1100.00 ^ _1639_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11 1099.89   library setup time
                               1099.89   data required time
-----------------------------------------------------------------------------
                               1099.89   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                               1096.03   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1137 unannotated drivers.
 clk
 reg_dat_di[0]
 reg_dat_di[10]
 reg_dat_di[11]
 reg_dat_di[12]
 reg_dat_di[13]
 reg_dat_di[14]
 reg_dat_di[15]
 reg_dat_di[16]
 reg_dat_di[17]
 reg_dat_di[18]
 reg_dat_di[19]
 reg_dat_di[1]
 reg_dat_di[20]
 reg_dat_di[21]
 reg_dat_di[22]
 reg_dat_di[23]
 reg_dat_di[24]
 reg_dat_di[25]
 reg_dat_di[26]
 reg_dat_di[27]
 reg_dat_di[28]
 reg_dat_di[29]
 reg_dat_di[2]
 reg_dat_di[30]
 reg_dat_di[31]
 reg_dat_di[3]
 reg_dat_di[4]
 reg_dat_di[5]
 reg_dat_di[6]
 reg_dat_di[7]
 reg_dat_di[8]
 reg_dat_di[9]
 reg_dat_re
 reg_dat_we
 reg_div_di[0]
 reg_div_di[10]
 reg_div_di[11]
 reg_div_di[12]
 reg_div_di[13]
 reg_div_di[14]
 reg_div_di[15]
 reg_div_di[16]
 reg_div_di[17]
 reg_div_di[18]
 reg_div_di[19]
 reg_div_di[1]
 reg_div_di[20]
 reg_div_di[21]
 reg_div_di[22]
 reg_div_di[23]
 reg_div_di[24]
 reg_div_di[25]
 reg_div_di[26]
 reg_div_di[27]
 reg_div_di[28]
 reg_div_di[29]
 reg_div_di[2]
 reg_div_di[30]
 reg_div_di[31]
 reg_div_di[3]
 reg_div_di[4]
 reg_div_di[5]
 reg_div_di[6]
 reg_div_di[7]
 reg_div_di[8]
 reg_div_di[9]
 reg_div_we[0]
 reg_div_we[1]
 reg_div_we[2]
 reg_div_we[3]
 resetn
 ser_rx
 _0769_/X
 _0770_/X
 _0771_/X
 _0772_/X
 _0773_/Y
 _0774_/X
 _0775_/X
 _0776_/X
 _0777_/X
 _0778_/X
 _0779_/X
 _0780_/X
 _0781_/X
 _0782_/X
 _0783_/X
 _0784_/X
 _0785_/X
 _0786_/X
 _0787_/X
 _0788_/X
 _0789_/X
 _0790_/Y
 _0791_/Y
 _0792_/Y
 _0793_/X
 _0794_/X
 _0795_/Y
 _0796_/X
 _0797_/Y
 _0798_/X
 _0799_/Y
 _0800_/X
 _0801_/Y
 _0802_/X
 _0803_/X
 _0804_/Y
 _0805_/Y
 _0806_/Y
 _0807_/Y
 _0808_/X
 _0809_/Y
 _0810_/Y
 _0811_/Y
 _0812_/X
 _0813_/Y
 _0814_/Y
 _0815_/X
 _0816_/X
 _0817_/X
 _0818_/X
 _0819_/Y
 _0820_/Y
 _0821_/Y
 _0822_/Y
 _0823_/Y
 _0824_/X
 _0825_/X
 _0826_/X
 _0827_/X
 _0828_/Y
 _0829_/Y
 _0830_/Y
 _0831_/X
 _0832_/Y
 _0833_/Y
 _0834_/X
 _0835_/Y
 _0836_/Y
 _0837_/X
 _0838_/X
 _0839_/Y
 _0840_/X
 _0841_/Y
 _0842_/X
 _0843_/Y
 _0844_/X
 _0845_/Y
 _0846_/Y
 _0847_/X
 _0848_/Y
 _0849_/X
 _0850_/X
 _0851_/X
 _0852_/Y
 _0853_/X
 _0854_/X
 _0855_/X
 _0856_/X
 _0857_/Y
 _0858_/Y
 _0859_/Y
 _0860_/X
 _0861_/Y
 _0862_/X
 _0863_/Y
 _0864_/Y
 _0865_/Y
 _0866_/Y
 _0867_/X
 _0868_/X
 _0869_/Y
 _0870_/Y
 _0871_/Y
 _0872_/Y
 _0873_/X
 _0874_/X
 _0875_/Y
 _0876_/Y
 _0877_/Y
 _0878_/X
 _0879_/Y
 _0880_/Y
 _0881_/X
 _0882_/Y
 _0883_/Y
 _0884_/X
 _0885_/X
 _0886_/X
 _0887_/Y
 _0888_/Y
 _0889_/Y
 _0890_/Y
 _0891_/Y
 _0892_/X
 _0893_/X
 _0894_/Y
 _0895_/Y
 _0896_/Y
 _0897_/X
 _0898_/X
 _0899_/X
 _0900_/X
 _0901_/X
 _0902_/X
 _0903_/Y
 _0904_/Y
 _0905_/X
 _0906_/X
 _0907_/X
 _0908_/X
 _0909_/X
 _0910_/Y
 _0911_/Y
 _0912_/Y
 _0913_/Y
 _0914_/X
 _0915_/Y
 _0916_/Y
 _0917_/X
 _0918_/X
 _0919_/X
 _0920_/Y
 _0921_/X
 _0922_/X
 _0923_/Y
 _0924_/X
 _0925_/X
 _0926_/X
 _0927_/X
 _0928_/X
 _0929_/X
 _0930_/X
 _0931_/X
 _0932_/X
 _0933_/X
 _0934_/X
 _0935_/X
 _0936_/X
 _0937_/X
 _0938_/X
 _0939_/X
 _0940_/X
 _0941_/X
 _0942_/X
 _0943_/X
 _0944_/X
 _0945_/X
 _0946_/X
 _0947_/X
 _0948_/X
 _0949_/X
 _0950_/X
 _0951_/X
 _0952_/X
 _0953_/X
 _0954_/X
 _0955_/X
 _0956_/X
 _0957_/X
 _0958_/X
 _0959_/X
 _0960_/X
 _0961_/X
 _0962_/X
 _0963_/X
 _0964_/X
 _0965_/X
 _0966_/X
 _0967_/X
 _0968_/X
 _0969_/X
 _0970_/X
 _0971_/X
 _0972_/X
 _0973_/X
 _0974_/X
 _0975_/X
 _0976_/X
 _0977_/X
 _0978_/X
 _0979_/X
 _0980_/X
 _0981_/X
 _0982_/X
 _0983_/X
 _0984_/X
 _0985_/X
 _0986_/X
 _0987_/X
 _0988_/X
 _0989_/X
 _0990_/X
 _0991_/X
 _0992_/X
 _0993_/X
 _0994_/X
 _0995_/X
 _0996_/X
 _0997_/X
 _0998_/X
 _0999_/X
 _1000_/X
 _1001_/X
 _1002_/X
 _1003_/Y
 _1004_/X
 _1005_/Y
 _1006_/X
 _1007_/X
 _1008_/Y
 _1009_/X
 _1010_/X
 _1011_/Y
 _1012_/Y
 _1013_/Y
 _1014_/X
 _1015_/Y
 _1016_/Y
 _1017_/X
 _1018_/Y
 _1019_/X
 _1020_/Y
 _1021_/Y
 _1022_/X
 _1023_/X
 _1024_/X
 _1025_/X
 _1026_/X
 _1027_/X
 _1028_/Y
 _1029_/Y
 _1030_/X
 _1031_/Y
 _1032_/X
 _1033_/X
 _1034_/X
 _1035_/X
 _1036_/Y
 _1037_/X
 _1038_/Y
 _1039_/Y
 _1040_/Y
 _1041_/Y
 _1042_/X
 _1043_/Y
 _1044_/Y
 _1045_/X
 _1046_/Y
 _1047_/Y
 _1048_/Y
 _1049_/Y
 _1050_/X
 _1051_/Y
 _1052_/Y
 _1053_/Y
 _1054_/Y
 _1055_/Y
 _1056_/X
 _1057_/X
 _1058_/X
 _1059_/X
 _1060_/X
 _1061_/X
 _1062_/X
 _1063_/Y
 _1064_/X
 _1065_/X
 _1066_/Y
 _1067_/X
 _1068_/Y
 _1069_/Y
 _1070_/X
 _1071_/X
 _1072_/X
 _1073_/Y
 _1074_/Y
 _1075_/X
 _1076_/Y
 _1077_/Y
 _1078_/Y
 _1079_/Y
 _1080_/X
 _1081_/Y
 _1082_/X
 _1083_/Y
 _1084_/Y
 _1085_/X
 _1086_/X
 _1087_/Y
 _1088_/X
 _1089_/X
 _1090_/X
 _1091_/Y
 _1092_/Y
 _1093_/X
 _1094_/X
 _1095_/X
 _1096_/Y
 _1097_/Y
 _1098_/X
 _1099_/X
 _1100_/X
 _1101_/X
 _1102_/X
 _1103_/X
 _1104_/X
 _1105_/X
 _1106_/X
 _1107_/X
 _1108_/X
 _1109_/X
 _1110_/X
 _1111_/X
 _1112_/X
 _1113_/X
 _1114_/X
 _1115_/X
 _1116_/X
 _1117_/X
 _1118_/X
 _1119_/X
 _1120_/Y
 _1121_/X
 _1122_/Y
 _1123_/X
 _1124_/X
 _1125_/X
 _1126_/Y
 _1127_/X
 _1128_/X
 _1129_/Y
 _1130_/Y
 _1131_/X
 _1132_/X
 _1133_/X
 _1134_/X
 _1135_/X
 _1136_/X
 _1137_/Y
 _1138_/Y
 _1139_/X
 _1140_/Y
 _1141_/Y
 _1142_/X
 _1143_/X
 _1144_/Y
 _1145_/X
 _1146_/Y
 _1147_/Y
 _1148_/Y
 _1149_/X
 _1150_/Y
 _1151_/Y
 _1152_/X
 _1153_/Y
 _1154_/X
 _1155_/Y
 _1156_/X
 _1157_/X
 _1158_/Y
 _1159_/Y
 _1160_/Y
 _1161_/X
 _1162_/Y
 _1163_/X
 _1164_/X
 _1165_/X
 _1166_/X
 _1167_/X
 _1168_/X
 _1169_/X
 _1170_/X
 _1171_/X
 _1172_/X
 _1173_/X
 _1174_/X
 _1175_/X
 _1176_/X
 _1177_/X
 _1178_/X
 _1179_/X
 _1180_/X
 _1181_/Y
 _1182_/Y
 _1183_/X
 _1184_/X
 _1185_/X
 _1186_/X
 _1187_/X
 _1188_/X
 _1189_/X
 _1190_/Y
 _1191_/X
 _1192_/X
 _1193_/X
 _1194_/X
 _1195_/Y
 _1196_/Y
 _1197_/X
 _1198_/X
 _1199_/Y
 _1200_/X
 _1201_/X
 _1202_/X
 _1203_/Y
 _1204_/X
 _1205_/X
 _1206_/X
 _1207_/Y
 _1208_/X
 _1209_/X
 _1210_/X
 _1211_/Y
 _1212_/X
 _1213_/Y
 _1214_/Y
 _1215_/X
 _1216_/Y
 _1217_/X
 _1218_/X
 _1219_/Y
 _1220_/X
 _1221_/Y
 _1222_/Y
 _1223_/Y
 _1224_/Y
 _1225_/Y
 _1226_/X
 _1227_/X
 _1228_/Y
 _1229_/X
 _1230_/Y
 _1231_/X
 _1232_/X
 _1233_/Y
 _1234_/Y
 _1235_/Y
 _1236_/X
 _1237_/X
 _1238_/X
 _1239_/X
 _1240_/X
 _1241_/X
 _1242_/X
 _1243_/X
 _1244_/Y
 _1245_/X
 _1246_/X
 _1247_/X
 _1248_/Y
 _1249_/Y
 _1250_/X
 _1251_/X
 _1252_/X
 _1253_/X
 _1254_/X
 _1255_/X
 _1256_/Y
 _1257_/X
 _1258_/X
 _1259_/X
 _1260_/Y
 _1261_/Y
 _1262_/X
 _1263_/X
 _1264_/Y
 _1265_/X
 _1266_/X
 _1267_/X
 _1268_/Y
 _1269_/X
 _1270_/Y
 _1271_/X
 _1272_/X
 _1273_/X
 _1274_/X
 _1275_/X
 _1276_/X
 _1277_/X
 _1278_/X
 _1279_/X
 _1280_/X
 _1281_/X
 _1282_/X
 _1283_/Y
 _1284_/X
 _1285_/X
 _1286_/X
 _1287_/X
 _1288_/X
 _1289_/X
 _1290_/X
 _1291_/Y
 _1292_/X
 _1293_/X
 _1294_/X
 _1295_/X
 _1296_/X
 _1297_/Y
 _1298_/X
 _1299_/X
 _1300_/X
 _1301_/X
 _1302_/X
 _1303_/X
 _1304_/X
 _1305_/X
 _1306_/X
 _1307_/X
 _1308_/X
 _1309_/X
 _1310_/Y
 _1311_/X
 _1312_/X
 _1313_/X
 _1314_/X
 _1315_/X
 _1316_/X
 _1317_/X
 _1318_/X
 _1319_/X
 _1320_/X
 _1321_/X
 _1322_/Y
 _1323_/X
 _1324_/X
 _1325_/X
 _1326_/Y
 _1327_/Y
 _1328_/X
 _1329_/X
 _1330_/X
 _1331_/X
 _1332_/X
 _1333_/X
 _1334_/X
 _1335_/X
 _1336_/X
 _1337_/X
 _1338_/X
 _1339_/X
 _1340_/X
 _1341_/X
 _1342_/X
 _1343_/X
 _1344_/X
 _1345_/X
 _1346_/X
 _1347_/X
 _1348_/Y
 _1349_/X
 _1350_/X
 _1351_/X
 _1352_/X
 _1353_/X
 _1354_/X
 _1355_/X
 _1356_/X
 _1357_/X
 _1358_/X
 _1359_/X
 _1360_/X
 _1361_/X
 _1362_/X
 _1363_/X
 _1364_/X
 _1365_/X
 _1366_/X
 _1367_/X
 _1368_/X
 _1369_/X
 _1370_/X
 _1371_/X
 _1372_/X
 _1373_/X
 _1374_/X
 _1375_/X
 _1376_/X
 _1377_/X
 _1378_/X
 _1379_/X
 _1380_/X
 _1381_/X
 _1382_/X
 _1383_/X
 _1384_/X
 _1385_/X
 _1386_/X
 _1387_/X
 _1388_/X
 _1389_/X
 _1390_/X
 _1391_/X
 _1392_/X
 _1393_/X
 _1394_/X
 _1395_/X
 _1396_/X
 _1397_/X
 _1398_/X
 _1399_/Y
 _1400_/X
 _1401_/X
 _1402_/Y
 _1403_/X
 _1404_/Y
 _1405_/X
 _1406_/X
 _1407_/X
 _1408_/X
 _1409_/X
 _1410_/X
 _1411_/X
 _1412_/Y
 _1413_/X
 _1414_/X
 _1415_/X
 _1416_/X
 _1417_/X
 _1418_/X
 _1419_/X
 _1420_/X
 _1421_/X
 _1422_/X
 _1423_/X
 _1424_/Y
 _1425_/X
 _1426_/X
 _1427_/X
 _1428_/Y
 _1429_/Y
 _1430_/X
 _1431_/X
 _1432_/X
 _1433_/X
 _1434_/X
 _1435_/X
 _1436_/Y
 _1437_/X
 _1438_/X
 _1439_/X
 _1440_/Y
 _1441_/Y
 _1442_/X
 _1443_/X
 _1444_/X
 _1445_/X
 _1446_/X
 _1447_/X
 _1448_/X
 _1449_/X
 _1450_/X
 _1451_/X
 _1452_/X
 _1453_/X
 _1454_/X
 _1455_/X
 _1456_/X
 _1457_/X
 _1458_/X
 _1459_/X
 _1460_/Y
 _1461_/X
 _1462_/X
 _1463_/X
 _1464_/Y
 _1465_/X
 _1466_/Y
 _1467_/X
 _1468_/X
 _1469_/X
 _1470_/X
 _1471_/X
 _1472_/X
 _1473_/X
 _1474_/X
 _1475_/X
 _1476_/X
 _1477_/X
 _1478_/Y
 _1479_/X
 _1480_/X
 _1481_/Y
 _1482_/X
 _1483_/X
 _1484_/X
 _1485_/X
 _1486_/Y
 _1487_/X
 _1488_/X
 _1489_/X
 _1490_/Y
 _1491_/X
 _1492_/X
 _1493_/Y
 _1494_/Y
 _1495_/X
 _1496_/X
 _1497_/X
 _1498_/X
 _1499_/X
 _1500_/X
 _1501_/X
 _1502_/Y
 _1503_/X
 _1504_/X
 _1505_/X
 _1506_/X
 _1507_/X
 _1508_/X
 _1509_/X
 _1510_/Y
 _1511_/X
 _1512_/X
 _1513_/X
 _1514_/Y
 _1515_/X
 _1516_/X
 _1517_/X
 _1518_/X
 _1519_/X
 _1520_/X
 _1521_/X
 _1522_/Y
 _1523_/X
 _1524_/X
 _1525_/Y
 _1526_/X
 _1527_/X
 _1528_/X
 _1529_/X
 _1530_/X
 _1531_/X
 _1532_/X
 _1533_/X
 _1534_/X
 _1535_/X
 _1536_/X
 _1537_/X
 _1538_/X
 _1539_/X
 _1540_/X
 _1541_/X
 _1542_/X
 _1543_/X
 _1544_/X
 _1545_/X
 _1546_/X
 _1547_/X
 _1548_/Q
 _1549_/Q
 _1550_/Q
 _1551_/Q
 _1552_/Q
 _1553_/Q
 _1554_/Q
 _1555_/Q
 _1556_/Q
 _1557_/Q
 _1558_/Q
 _1559_/Q
 _1560_/Q
 _1561_/Q
 _1562_/Q
 _1563_/Q
 _1564_/Q
 _1565_/Q
 _1566_/Q
 _1567_/Q
 _1568_/Q
 _1569_/Q
 _1570_/Q
 _1571_/Q
 _1572_/Q
 _1573_/Q
 _1574_/Q
 _1575_/Q
 _1576_/Q
 _1577_/Q
 _1578_/Q
 _1579_/Q
 _1580_/Q
 _1581_/Q
 _1582_/Q
 _1583_/Q
 _1584_/Q
 _1585_/Q
 _1586_/Q
 _1587_/Q
 _1588_/Q
 _1589_/Q
 _1590_/Q
 _1591_/Q
 _1592_/Q
 _1593_/Q
 _1594_/Q
 _1595_/Q
 _1596_/Q
 _1597_/Q
 _1598_/Q
 _1599_/Q
 _1600_/Q
 _1601_/Q
 _1602_/Q
 _1603_/Q
 _1604_/Q
 _1605_/Q
 _1606_/Q
 _1607_/Q
 _1608_/Q
 _1609_/Q
 _1610_/Q
 _1611_/Q
 _1612_/Q
 _1613_/Q
 _1614_/Q
 _1615_/Q
 _1616_/Q
 _1617_/Q
 _1618_/Q
 _1619_/Q
 _1620_/Q
 _1621_/Q
 _1622_/Q
 _1623_/Q
 _1624_/Q
 _1625_/Q
 _1626_/Q
 _1627_/Q
 _1628_/Q
 _1629_/Q
 _1630_/Q
 _1631_/Q
 _1632_/Q
 _1633_/Q
 _1634_/Q
 _1635_/Q
 _1636_/Q
 _1637_/Q
 _1638_/Q
 _1639_/Q
 _1640_/Q
 _1641_/Q
 _1642_/Q
 _1643_/Q
 _1644_/Q
 _1645_/Q
 _1646_/Q
 _1647_/Q
 _1648_/Q
 _1649_/Q
 _1650_/Q
 _1651_/Q
 _1652_/Q
 _1653_/Q
 _1654_/Q
 _1655_/Q
 _1656_/Q
 _1657_/Q
 _1658_/Q
 _1659_/Q
 _1660_/Q
 _1661_/Q
 _1662_/Q
 _1663_/Q
 _1664_/Q
 _1665_/Q
 _1666_/Q
 _1667_/Q
 _1668_/Q
 _1669_/Q
 _1670_/Q
 _1671_/Q
 _1672_/Q
 _1673_/Q
 _1674_/Q
 _1675_/Q
 _1676_/Q
 _1677_/Q
 _1678_/Q
 _1679_/X
 _1680_/X
 _1681_/X
 _1682_/X
 _1683_/X
 _1684_/X
 _1685_/X
 _1686_/X
 _1687_/X
 _1688_/X
 _1689_/X
 _1690_/X
 _1691_/X
 _1692_/X
 _1693_/X
 _1694_/X
 _1695_/X
 _1696_/X
 _1697_/X
 _1698_/X
 _1699_/X
 _1700_/X
 _1701_/X
 clkbuf_0_clk/X
 clkbuf_4_0_0_clk/X
 clkbuf_4_10_0_clk/X
 clkbuf_4_11_0_clk/X
 clkbuf_4_12_0_clk/X
 clkbuf_4_13_0_clk/X
 clkbuf_4_14_0_clk/X
 clkbuf_4_15_0_clk/X
 clkbuf_4_1_0_clk/X
 clkbuf_4_2_0_clk/X
 clkbuf_4_3_0_clk/X
 clkbuf_4_4_0_clk/X
 clkbuf_4_5_0_clk/X
 clkbuf_4_6_0_clk/X
 clkbuf_4_7_0_clk/X
 clkbuf_4_8_0_clk/X
 clkbuf_4_9_0_clk/X
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input19/X
 input2/X
 input20/X
 input21/X
 input22/X
 input23/X
 input24/X
 input25/X
 input26/X
 input27/X
 input28/X
 input29/X
 input3/X
 input30/X
 input31/X
 input32/X
 input33/X
 input34/X
 input35/X
 input36/X
 input37/X
 input38/X
 input39/X
 input4/X
 input40/X
 input41/X
 input42/X
 input43/X
 input44/X
 input45/X
 input46/X
 input47/X
 input48/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output100/X
 output101/X
 output102/X
 output103/X
 output104/X
 output105/X
 output106/X
 output107/X
 output108/X
 output109/X
 output110/X
 output111/X
 output112/X
 output113/X
 output114/X
 output49/X
 output50/X
 output51/X
 output52/X
 output53/X
 output54/X
 output55/X
 output56/X
 output57/X
 output58/X
 output59/X
 output60/X
 output61/X
 output62/X
 output63/X
 output64/X
 output65/X
 output66/X
 output67/X
 output68/X
 output69/X
 output70/X
 output71/X
 output72/X
 output73/X
 output74/X
 output75/X
 output76/X
 output77/X
 output78/X
 output79/X
 output80/X
 output81/X
 output82/X
 output83/X
 output84/X
 output85/X
 output86/X
 output87/X
 output88/X
 output89/X
 output90/X
 output91/X
 output92/X
 output93/X
 output94/X
 output95/X
 output96/X
 output97/X
 output98/X
 output99/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 72 input ports missing set_input_delay.
  reg_dat_di[0]
  reg_dat_di[10]
  reg_dat_di[11]
  reg_dat_di[12]
  reg_dat_di[13]
  reg_dat_di[14]
  reg_dat_di[15]
  reg_dat_di[16]
  reg_dat_di[17]
  reg_dat_di[18]
  reg_dat_di[19]
  reg_dat_di[1]
  reg_dat_di[20]
  reg_dat_di[21]
  reg_dat_di[22]
  reg_dat_di[23]
  reg_dat_di[24]
  reg_dat_di[25]
  reg_dat_di[26]
  reg_dat_di[27]
  reg_dat_di[28]
  reg_dat_di[29]
  reg_dat_di[2]
  reg_dat_di[30]
  reg_dat_di[31]
  reg_dat_di[3]
  reg_dat_di[4]
  reg_dat_di[5]
  reg_dat_di[6]
  reg_dat_di[7]
  reg_dat_di[8]
  reg_dat_di[9]
  reg_dat_re
  reg_dat_we
  reg_div_di[0]
  reg_div_di[10]
  reg_div_di[11]
  reg_div_di[12]
  reg_div_di[13]
  reg_div_di[14]
  reg_div_di[15]
  reg_div_di[16]
  reg_div_di[17]
  reg_div_di[18]
  reg_div_di[19]
  reg_div_di[1]
  reg_div_di[20]
  reg_div_di[21]
  reg_div_di[22]
  reg_div_di[23]
  reg_div_di[24]
  reg_div_di[25]
  reg_div_di[26]
  reg_div_di[27]
  reg_div_di[28]
  reg_div_di[29]
  reg_div_di[2]
  reg_div_di[30]
  reg_div_di[31]
  reg_div_di[3]
  reg_div_di[4]
  reg_div_di[5]
  reg_div_di[6]
  reg_div_di[7]
  reg_div_di[8]
  reg_div_di[9]
  reg_div_we[0]
  reg_div_we[1]
  reg_div_we[2]
  reg_div_we[3]
  resetn
  ser_rx
Warning: There are 66 unconstrained endpoints.
  reg_dat_do[0]
  reg_dat_do[10]
  reg_dat_do[11]
  reg_dat_do[12]
  reg_dat_do[13]
  reg_dat_do[14]
  reg_dat_do[15]
  reg_dat_do[16]
  reg_dat_do[17]
  reg_dat_do[18]
  reg_dat_do[19]
  reg_dat_do[1]
  reg_dat_do[20]
  reg_dat_do[21]
  reg_dat_do[22]
  reg_dat_do[23]
  reg_dat_do[24]
  reg_dat_do[25]
  reg_dat_do[26]
  reg_dat_do[27]
  reg_dat_do[28]
  reg_dat_do[29]
  reg_dat_do[2]
  reg_dat_do[30]
  reg_dat_do[31]
  reg_dat_do[3]
  reg_dat_do[4]
  reg_dat_do[5]
  reg_dat_do[6]
  reg_dat_do[7]
  reg_dat_do[8]
  reg_dat_do[9]
  reg_dat_wait
  reg_div_do[0]
  reg_div_do[10]
  reg_div_do[11]
  reg_div_do[12]
  reg_div_do[13]
  reg_div_do[14]
  reg_div_do[15]
  reg_div_do[16]
  reg_div_do[17]
  reg_div_do[18]
  reg_div_do[19]
  reg_div_do[1]
  reg_div_do[20]
  reg_div_do[21]
  reg_div_do[22]
  reg_div_do[23]
  reg_div_do[24]
  reg_div_do[25]
  reg_div_do[26]
  reg_div_do[27]
  reg_div_do[28]
  reg_div_do[29]
  reg_div_do[2]
  reg_div_do[30]
  reg_div_do[31]
  reg_div_do[3]
  reg_div_do[4]
  reg_div_do[5]
  reg_div_do[6]
  reg_div_do[7]
  reg_div_do[8]
  reg_div_do[9]
  ser_tx
