#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6341dc6de380 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
P_0x6341dc6ed6d0 .param/l "TEST_DURATION" 0 2 4, +C4<00000000000011110100001001000000>;
v0x6341dc739d20_0 .net *"_ivl_0", 7 0, L_0x6341dc74ab40;  1 drivers
v0x6341dc739e00_0 .net *"_ivl_2", 9 0, L_0x6341dc74ac60;  1 drivers
L_0x7fef55c9d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6341dc739ee0_0 .net *"_ivl_5", 1 0, L_0x7fef55c9d060;  1 drivers
L_0x7fef55c9d0a8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6341dc739fd0_0 .net *"_ivl_9", 247 0, L_0x7fef55c9d0a8;  1 drivers
v0x6341dc73a0b0_0 .var "a", 3 0;
v0x6341dc73a1c0_0 .var "clk50M", 0 0;
v0x6341dc73a260_0 .var "d", 3 0;
v0x6341dc73a330_0 .net "dout", 0 255, L_0x6341dc74add0;  1 drivers
v0x6341dc73a3f0_0 .var "gate", 0 0;
v0x6341dc73a4c0_0 .var "key0", 0 0;
v0x6341dc73a590_0 .var "log_reg", 7 0;
v0x6341dc73a630 .array "lookup_table", 255 0, 7 0;
v0x6341dc73a6f0_0 .var "r", 3 0;
v0x6341dc73a7e0_0 .net "rst", 0 0, v0x6341dc739b60_0;  1 drivers
v0x6341dc73a880_0 .var "s", 3 0;
v0x6341dc73a920_0 .net "signal_out_2", 0 0, L_0x6341dc717a60;  1 drivers
v0x6341dc73aa10_0 .net "signal_out_3", 15 0, L_0x6341dc6dd570;  1 drivers
L_0x6341dc74ab40 .array/port v0x6341dc73a630, L_0x6341dc74ac60;
L_0x6341dc74ac60 .concat [ 8 2 0 0], v0x6341dc73a590_0, L_0x7fef55c9d060;
L_0x6341dc74add0 .concat [ 8 248 0 0], L_0x6341dc74ab40, L_0x7fef55c9d0a8;
S_0x6341dc70ef40 .scope module, "adsr_1" "adsr" 2 57, 3 15 0, S_0x6341dc6de380;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "low_clk";
    .port_info 3 /INPUT 1 "gate";
    .port_info 4 /INPUT 4 "a";
    .port_info 5 /INPUT 4 "d";
    .port_info 6 /INPUT 4 "s";
    .port_info 7 /INPUT 4 "r";
    .port_info 8 /OUTPUT 16 "signal_out";
P_0x6341dc6ad490 .param/l "ACCUMULATOR_BITS" 0 3 19, +C4<00000000000000000000000000010000>;
P_0x6341dc6ad4d0 .param/l "ACCUMULATOR_MAX" 1 3 38, +C4<000000000000000001111111111111111>;
P_0x6341dc6ad510 .param/l "ACCUMULATOR_SIZE" 1 3 37, +C4<00000000000000010000000000000000>;
P_0x6341dc6ad550 .param/l "ATTACK" 1 3 43, C4<001>;
P_0x6341dc6ad590 .param/l "CTRL_WIDTH" 0 3 18, +C4<00000000000000000000000000000100>;
P_0x6341dc6ad5d0 .param/l "DECAY" 1 3 44, C4<010>;
P_0x6341dc6ad610 .param/l "OFF" 1 3 42, C4<000>;
P_0x6341dc6ad650 .param/l "RELEASE" 1 3 46, C4<100>;
P_0x6341dc6ad690 .param/l "SAMPLE_CLK_FREQ" 0 3 16, +C4<00000000000000001010110001000100>;
P_0x6341dc6ad6d0 .param/l "SUSTAIN" 1 3 45, C4<011>;
P_0x6341dc6ad710 .param/l "WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
L_0x6341dc6dd570 .functor BUFZ 16, v0x6341dc737de0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fef55c9d138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6341dc7375b0_0 .net *"_ivl_11", 7 0, L_0x7fef55c9d138;  1 drivers
v0x6341dc7376b0_0 .net *"_ivl_14", 15 0, L_0x6341dc74b5c0;  1 drivers
L_0x7fef55c9d180 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6341dc737790_0 .net *"_ivl_17", 11 0, L_0x7fef55c9d180;  1 drivers
v0x6341dc737850_0 .net *"_ivl_2", 15 0, L_0x6341dc74b070;  1 drivers
v0x6341dc737930_0 .net *"_ivl_20", 3 0, L_0x6341dc74b700;  1 drivers
L_0x7fef55c9d1c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6341dc737a60_0 .net *"_ivl_22", 11 0, L_0x7fef55c9d1c8;  1 drivers
L_0x7fef55c9d0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6341dc737b40_0 .net *"_ivl_5", 7 0, L_0x7fef55c9d0f0;  1 drivers
v0x6341dc737c20_0 .net *"_ivl_8", 15 0, L_0x6341dc74b330;  1 drivers
v0x6341dc737d00_0 .net "a", 3 0, v0x6341dc73a0b0_0;  1 drivers
v0x6341dc737de0_0 .var "accumulator", 15 0;
v0x6341dc737ec0_0 .var "attack_step", 7 0;
v0x6341dc737fa0_0 .net "clk", 0 0, v0x6341dc73a1c0_0;  1 drivers
v0x6341dc738060_0 .net "d", 3 0, v0x6341dc73a260_0;  1 drivers
v0x6341dc738140_0 .var "decay_step", 7 0;
v0x6341dc738220_0 .net "gate", 0 0, v0x6341dc73a3f0_0;  1 drivers
v0x6341dc7382e0_0 .net "low_clk", 0 0, L_0x6341dc717a60;  alias, 1 drivers
v0x6341dc7383a0_0 .net "next_acc_dec", 15 0, L_0x6341dc74b4a0;  1 drivers
v0x6341dc738480_0 .net "next_acc_inc", 15 0, L_0x6341dc74b1f0;  1 drivers
v0x6341dc738560_0 .net "overflow_max", 0 0, L_0x6341dc74b970;  1 drivers
v0x6341dc738620_0 .net "overflow_min", 0 0, L_0x6341dc74ba60;  1 drivers
v0x6341dc7386e0_0 .net "r", 3 0, v0x6341dc73a6f0_0;  1 drivers
v0x6341dc7387c0_0 .var "release_inc", 7 0;
v0x6341dc7388a0_0 .net "rst", 0 0, v0x6341dc739b60_0;  alias, 1 drivers
v0x6341dc738960_0 .net "s", 3 0, v0x6341dc73a880_0;  1 drivers
v0x6341dc738a40_0 .net "signal_out", 15 0, L_0x6341dc6dd570;  alias, 1 drivers
v0x6341dc738b20_0 .var "state", 2 0;
v0x6341dc738c00_0 .net "sustain_volume", 15 0, L_0x6341dc74b830;  1 drivers
v0x6341dc738ce0_0 .net "upderflow_sust", 0 0, L_0x6341dc74bb50;  1 drivers
E_0x6341dc7008e0 .event posedge, v0x6341dc737fa0_0;
E_0x6341dc701640 .event anyedge, v0x6341dc7386e0_0;
E_0x6341dc6f1760 .event anyedge, v0x6341dc738060_0;
E_0x6341dc6f78a0 .event anyedge, v0x6341dc737d00_0;
L_0x6341dc74b070 .concat [ 8 8 0 0], v0x6341dc737ec0_0, L_0x7fef55c9d0f0;
L_0x6341dc74b1f0 .arith/sum 16, v0x6341dc737de0_0, L_0x6341dc74b070;
L_0x6341dc74b330 .concat [ 8 8 0 0], v0x6341dc738140_0, L_0x7fef55c9d138;
L_0x6341dc74b4a0 .arith/sub 16, v0x6341dc737de0_0, L_0x6341dc74b330;
L_0x6341dc74b5c0 .concat [ 4 12 0 0], v0x6341dc73a880_0, L_0x7fef55c9d180;
L_0x6341dc74b700 .part L_0x6341dc74b5c0, 0, 4;
L_0x6341dc74b830 .concat [ 12 4 0 0], L_0x7fef55c9d1c8, L_0x6341dc74b700;
L_0x6341dc74b970 .cmp/gt 16, v0x6341dc737de0_0, L_0x6341dc74b1f0;
L_0x6341dc74ba60 .cmp/gt 16, L_0x6341dc74b4a0, v0x6341dc737de0_0;
L_0x6341dc74bb50 .cmp/gt 16, L_0x6341dc74b830, v0x6341dc737de0_0;
S_0x6341dc70f120 .scope function.vec4.s8, "attack_table" "attack_table" 3 58, 3 58 0, S_0x6341dc70ef40;
 .timescale -6 -9;
; Variable attack_table is vec4 return value of scope S_0x6341dc70f120
v0x6341dc6dd710_0 .var "param", 3 0;
TD_testbench.adsr_1.attack_table ;
    %load/vec4 v0x6341dc6dd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 231, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 185, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 92, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 61, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 39, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 26, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 21, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 18, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 14, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 5, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
S_0x6341dc737290 .scope function.vec4.s8, "decay_release_table" "decay_release_table" 3 83, 3 83 0, S_0x6341dc70ef40;
 .timescale -6 -9;
; Variable decay_release_table is vec4 return value of scope S_0x6341dc737290
v0x6341dc7374d0_0 .var "param", 3 0;
TD_testbench.adsr_1.decay_release_table ;
    %load/vec4 v0x6341dc7374d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.18 ;
    %pushi/vec4 247, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.19 ;
    %pushi/vec4 61, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.20 ;
    %pushi/vec4 30, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.21 ;
    %pushi/vec4 20, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.22 ;
    %pushi/vec4 13, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.23 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.24 ;
    %pushi/vec4 7, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.25 ;
    %pushi/vec4 6, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.26 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.27 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.28 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.29 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.30 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.31 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.32 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.33 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.35 ;
    %pop/vec4 1;
    %end;
S_0x6341dc738ec0 .scope module, "frqdivmod_44100" "frqdivmod" 2 18, 4 1 0, S_0x6341dc6de380;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x6341dc716dd0 .param/l "DIV" 0 4 2, +C4<00000000000000000000010001101110>;
P_0x6341dc716e10 .param/l "WITH" 0 4 4, +C4<00000000000000000000000000001011>;
L_0x6341dc717a60 .functor BUFZ 1, v0x6341dc739270_0, C4<0>, C4<0>, C4<0>;
v0x6341dc7391b0_0 .net "clk", 0 0, v0x6341dc73a1c0_0;  alias, 1 drivers
v0x6341dc739270_0 .var "clk_n", 0 0;
L_0x7fef55c9d018 .functor BUFT 1, C4<10001101110>, C4<0>, C4<0>, C4<0>;
v0x6341dc739310_0 .net "div_value", 10 0, L_0x7fef55c9d018;  1 drivers
v0x6341dc7393d0_0 .var "neg_cnt", 10 0;
v0x6341dc7394b0_0 .var "pos_cnt", 10 0;
v0x6341dc7395e0_0 .net "signal_out", 0 0, L_0x6341dc717a60;  alias, 1 drivers
E_0x6341dc718a60 .event anyedge, v0x6341dc7393d0_0, v0x6341dc7394b0_0, v0x6341dc737fa0_0;
E_0x6341dc739150 .event negedge, v0x6341dc737fa0_0;
S_0x6341dc7396c0 .scope module, "res_gen" "powerup_reset" 2 24, 5 1 0, S_0x6341dc6de380;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "key";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "rst";
P_0x6341dc7398a0 .param/l "TICK" 0 5 2, C4<1111>;
v0x6341dc739990_0 .net "clk", 0 0, v0x6341dc73a1c0_0;  alias, 1 drivers
v0x6341dc739aa0_0 .net "key", 0 0, v0x6341dc73a4c0_0;  1 drivers
v0x6341dc739b60_0 .var "rst", 0 0;
v0x6341dc739c00_0 .var "tick_timer", 3 0;
    .scope S_0x6341dc738ec0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6341dc739270_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x6341dc7394b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x6341dc7393d0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x6341dc738ec0;
T_3 ;
    %wait E_0x6341dc7008e0;
    %load/vec4 v0x6341dc7394b0_0;
    %addi 1, 0, 11;
    %load/vec4 v0x6341dc739310_0;
    %mod;
    %assign/vec4 v0x6341dc7394b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6341dc738ec0;
T_4 ;
    %wait E_0x6341dc739150;
    %load/vec4 v0x6341dc7393d0_0;
    %addi 1, 0, 11;
    %load/vec4 v0x6341dc739310_0;
    %mod;
    %assign/vec4 v0x6341dc7393d0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6341dc738ec0;
T_5 ;
    %wait E_0x6341dc718a60;
    %load/vec4 v0x6341dc7394b0_0;
    %pad/u 32;
    %cmpi/u 567, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x6341dc739270_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x6341dc7396c0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6341dc739b60_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6341dc739c00_0, 0;
    %end;
    .thread T_6;
    .scope S_0x6341dc7396c0;
T_7 ;
    %wait E_0x6341dc7008e0;
    %load/vec4 v0x6341dc739aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x6341dc739c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6341dc739b60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6341dc739c00_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6341dc739b60_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x6341dc739c00_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6341dc739c00_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6341dc70ef40;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6341dc737de0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x6341dc70ef40;
T_9 ;
    %wait E_0x6341dc6f78a0;
    %load/vec4 v0x6341dc737d00_0;
    %store/vec4 v0x6341dc6dd710_0, 0, 4;
    %callf/vec4 TD_testbench.adsr_1.attack_table, S_0x6341dc70f120;
    %assign/vec4 v0x6341dc737ec0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x6341dc70ef40;
T_10 ;
    %wait E_0x6341dc6f1760;
    %load/vec4 v0x6341dc738060_0;
    %store/vec4 v0x6341dc7374d0_0, 0, 4;
    %callf/vec4 TD_testbench.adsr_1.decay_release_table, S_0x6341dc737290;
    %assign/vec4 v0x6341dc738140_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x6341dc70ef40;
T_11 ;
    %wait E_0x6341dc701640;
    %load/vec4 v0x6341dc7386e0_0;
    %store/vec4 v0x6341dc7374d0_0, 0, 4;
    %callf/vec4 TD_testbench.adsr_1.decay_release_table, S_0x6341dc737290;
    %assign/vec4 v0x6341dc7387c0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x6341dc70ef40;
T_12 ;
    %wait E_0x6341dc7008e0;
    %load/vec4 v0x6341dc738b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0x6341dc738220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6341dc738560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x6341dc738480_0;
    %assign/vec4 v0x6341dc737de0_0, 0;
T_12.9 ;
T_12.7 ;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0x6341dc738220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x6341dc738560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x6341dc738480_0;
    %assign/vec4 v0x6341dc737de0_0, 0;
T_12.13 ;
T_12.11 ;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x6341dc738220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x6341dc738ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x6341dc7383a0_0;
    %assign/vec4 v0x6341dc737de0_0, 0;
T_12.17 ;
T_12.15 ;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x6341dc738220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
T_12.18 ;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x6341dc738220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.20, 4;
    %load/vec4 v0x6341dc738620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6341dc737de0_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v0x6341dc7383a0_0;
    %assign/vec4 v0x6341dc737de0_0, 0;
T_12.23 ;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6341dc738b20_0, 0;
T_12.21 ;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x6341dc6de380;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6341dc73a4c0_0, 0;
    %end;
    .thread T_13;
    .scope S_0x6341dc6de380;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6341dc73a1c0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x6341dc6de380;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v0x6341dc73a1c0_0;
    %inv;
    %assign/vec4 v0x6341dc73a1c0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x6341dc6de380;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6341dc73a590_0, 0;
    %end;
    .thread T_16;
    .scope S_0x6341dc6de380;
T_17 ;
    %vpi_call 2 35 "$readmemh", "../exp.rom", v0x6341dc73a630 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x6341dc6de380;
T_18 ;
    %wait E_0x6341dc7008e0;
    %load/vec4 v0x6341dc73a590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6341dc73a590_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x6341dc6de380;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6341dc73a0b0_0, 0;
    %end;
    .thread T_19;
    .scope S_0x6341dc6de380;
T_20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6341dc73a260_0, 0;
    %end;
    .thread T_20;
    .scope S_0x6341dc6de380;
T_21 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6341dc73a880_0, 0;
    %end;
    .thread T_21;
    .scope S_0x6341dc6de380;
T_22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6341dc73a6f0_0, 0;
    %end;
    .thread T_22;
    .scope S_0x6341dc6de380;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6341dc73a3f0_0, 0;
    %end;
    .thread T_23;
    .scope S_0x6341dc6de380;
T_24 ;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6341dc73a3f0_0, 0;
    %delay 50000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6341dc73a3f0_0, 0;
    %end;
    .thread T_24;
    .scope S_0x6341dc6de380;
T_25 ;
    %vpi_call 2 75 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6341dc6de380 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 79 "$display", "test completed." {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../adsr.v";
    "../../common/frqdivmod.v";
    "../../common/powerup_reset.v";
