#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct  7 12:10:47 2019
# Process ID: 17110
# Current directory: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc
# Command line: vivado
# Log file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.log
# Journal file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/project_pifo_calendar_root_only/project_pifo_calendar_root_only.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 6180.070 ; gain = 115.078 ; free physical = 2951 ; free virtual = 11865
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct  7 12:19:46 2019] Launched synth_1...
Run output will be captured here: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/project_pifo_calendar_root_only/project_pifo_calendar_root_only.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-3
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/project_pifo_calendar_root_only/project_pifo_calendar_root_only.srcs/constrs_1/new/device_temp1.xdc]
Finished Parsing XDC File [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/project_pifo_calendar_root_only/project_pifo_calendar_root_only.srcs/constrs_1/new/device_temp1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 6992.680 ; gain = 575.504 ; free physical = 2277 ; free virtual = 11350
report_timing -from [get_ports "*"] -to m_axis_buffer_addr -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name m_axis_buffer_addr
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'm_axis_buffer_addr' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
INFO: [Timing 38-72] No paths found.
open_project /home/jkchoi/Documents/git/timing_analysis/timing_analysis.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'addr_table_12_4096_with_coe' generated file not found '/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/addr_table_12_4096_with_coe/addr_table_12_4096_with_coe.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'addr_table_12_4096_with_coe' generated file not found '/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/addr_table_12_4096_with_coe/addr_table_12_4096_with_coe_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'addr_table_12_4096_with_coe' generated file not found '/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/addr_table_12_4096_with_coe/addr_table_12_4096_with_coe_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'addr_table_12_4096_with_coe' generated file not found '/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/addr_table_12_4096_with_coe/addr_table_12_4096_with_coe_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'addr_table_12_4096_with_coe' generated file not found '/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/addr_table_12_4096_with_coe/addr_table_12_4096_with_coe_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 7814.969 ; gain = 0.000 ; free physical = 1476 ; free virtual = 10664
current_project project_pifo_calendar_root_only
current_project timing_analysis
current_project project_pifo_calendar_root_only
current_project timing_analysis
close_project
