/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [12:0] _04_;
  wire [12:0] _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [5:0] _08_;
  wire [19:0] _09_;
  wire [5:0] _10_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [15:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  reg [14:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire [6:0] celloutsig_0_99z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 3'h0;
    else _11_ <= celloutsig_0_8z[5:3];
  assign _05_[9:7] = _11_;
  reg [18:0] _12_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _12_ <= 19'h00000;
    else _12_ <= { celloutsig_0_13z[1:0], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z[5:2], celloutsig_0_8z[1:0] };
  assign { _09_[19:18], _09_[16:11], _07_[3], _09_[9:4], _06_ } = _12_;
  assign celloutsig_0_2z = _01_ ? celloutsig_0_0z[1] : _00_;
  assign celloutsig_0_42z = celloutsig_0_40z[3] ? celloutsig_0_36z[9] : celloutsig_0_27z;
  assign celloutsig_0_6z = in_data[5] ? in_data[59] : celloutsig_0_0z[3];
  assign celloutsig_0_98z = celloutsig_0_60z ? celloutsig_0_43z : in_data[39];
  assign celloutsig_0_10z = celloutsig_0_6z ? _02_ : in_data[66];
  assign celloutsig_1_19z = celloutsig_1_5z ? celloutsig_1_6z : in_data[103];
  assign celloutsig_0_3z = ~((in_data[64] | _01_) & _03_);
  assign celloutsig_0_59z = ~((celloutsig_0_49z[10] | celloutsig_0_42z) & celloutsig_0_15z);
  assign celloutsig_0_60z = ~((celloutsig_0_2z | celloutsig_0_0z[1]) & celloutsig_0_0z[1]);
  assign celloutsig_0_33z = celloutsig_0_24z ^ celloutsig_0_13z[0];
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_5z = in_data[113] ^ celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_7z[2] ^ celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_9z ^ celloutsig_1_8z;
  assign celloutsig_0_28z = celloutsig_0_3z ^ in_data[33];
  assign celloutsig_0_29z = celloutsig_0_26z ^ celloutsig_0_17z;
  assign celloutsig_0_36z = { celloutsig_0_7z[5:2], celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_23z } + { celloutsig_0_9z[4:2], celloutsig_0_8z[1:0], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_11z };
  assign celloutsig_0_40z = { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_27z, _04_[8:4], celloutsig_0_28z, celloutsig_0_13z } + { celloutsig_0_38z, celloutsig_0_5z, 1'h0, _05_[9:7], 1'h0, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_29z };
  assign celloutsig_0_9z[5:2] = { _02_, _00_, _03_, _08_[2] } + celloutsig_0_8z[5:2];
  reg [5:0] _32_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _32_ <= 6'h00;
    else _32_ <= celloutsig_0_0z[7:2];
  assign { _01_, _10_[4], _02_, _00_, _03_, _08_[2] } = _32_;
  reg [4:0] _33_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _33_ <= 5'h00;
    else _33_ <= { celloutsig_0_22z[2:1], celloutsig_0_13z };
  assign _04_[8:4] = _33_;
  assign celloutsig_0_38z = { celloutsig_0_10z, 1'h0, celloutsig_0_2z, celloutsig_0_28z, _05_[9:7], 3'h0, celloutsig_0_3z } <= { celloutsig_0_8z[8:3], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_43z = { celloutsig_0_7z[5:2], _09_[19:18], 1'h0, _09_[16:11], _07_[3], _09_[9:4], _06_, celloutsig_0_27z, celloutsig_0_41z, celloutsig_0_30z, celloutsig_0_7z } <= { celloutsig_0_9z[5:2], celloutsig_0_8z[1:0], celloutsig_0_40z, celloutsig_0_40z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[154:142], celloutsig_1_0z } <= in_data[187:174];
  assign celloutsig_0_19z = in_data[82:75] <= { celloutsig_0_8z[5:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_35z = in_data[12:5] < { celloutsig_0_34z[8:4], celloutsig_0_22z };
  assign celloutsig_0_39z = { celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_38z } < { celloutsig_0_7z[5:1], celloutsig_0_12z };
  assign celloutsig_0_48z = celloutsig_0_36z[14:6] < { celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_5z = { _10_[4], _02_, _00_, _03_, _08_[2] } < in_data[80:76];
  assign celloutsig_1_0z = in_data[160:156] < in_data[101:97];
  assign celloutsig_0_11z = in_data[67:52] < { celloutsig_0_8z[7:2], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_18z = in_data[20:18] < { _02_, _00_, celloutsig_0_6z };
  assign celloutsig_0_24z = _09_[16:14] < celloutsig_0_8z[3:1];
  assign celloutsig_0_26z = _04_[7:5] < { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[71] ? in_data[57:50] : in_data[34:27];
  assign celloutsig_0_8z = celloutsig_0_2z ? in_data[16:8] : { celloutsig_0_0z[6:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_99z = celloutsig_0_59z ? celloutsig_0_55z : celloutsig_0_34z[11:5];
  assign celloutsig_0_13z = celloutsig_0_3z ? celloutsig_0_0z[3:1] : { celloutsig_0_7z[5:4], celloutsig_0_5z };
  assign celloutsig_0_41z = { in_data[19:9], celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_35z } != { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, _05_[9:7], 1'h0 };
  assign celloutsig_1_9z = { in_data[105:98], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z } != { celloutsig_1_7z[8:3], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_23z = { celloutsig_0_8z[8], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z } != { _03_, _08_[2], celloutsig_0_3z, 1'h0 };
  assign celloutsig_1_4z = { in_data[174:166], celloutsig_1_2z } !== { in_data[182:174], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[164], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z } !== in_data[119:112];
  assign celloutsig_0_12z = in_data[53:50] !== { 2'h0, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_30z = celloutsig_0_22z !== { celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_0_15z = & { celloutsig_0_14z, celloutsig_0_7z[3:1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_17z = & in_data[36:24];
  assign celloutsig_0_27z = & celloutsig_0_9z[4:2];
  assign celloutsig_0_31z = | { celloutsig_0_18z, in_data[37:20] };
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[110:101] };
  assign celloutsig_0_20z = | { celloutsig_0_15z, celloutsig_0_12z, _02_, celloutsig_0_10z, _08_[2], celloutsig_0_9z[5:2], celloutsig_0_8z[7:4], celloutsig_0_8z[1:0], celloutsig_0_5z, _03_, _01_, _00_, _10_[4] };
  assign celloutsig_0_21z = | { _02_, celloutsig_0_10z, _08_[2], celloutsig_0_8z, celloutsig_0_5z, _03_, _01_, _00_, _10_[4], in_data[39:21], celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_27z } - { _05_[9:7], 1'h0, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_0_55z = celloutsig_0_49z[14:8] - { celloutsig_0_7z[4], _05_[9:7], 1'h0, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_7z = { _01_, _10_[4], _02_, _00_, celloutsig_0_2z, celloutsig_0_3z } - celloutsig_0_0z[5:0];
  assign celloutsig_1_7z = in_data[119:107] - { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_13z[1:0], celloutsig_0_10z } - celloutsig_0_7z[4:2];
  assign celloutsig_0_22z = { in_data[21:20], 1'h0 } - celloutsig_0_8z[4:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_49z = 15'h0000;
    else if (clkin_data[160]) celloutsig_0_49z = { celloutsig_0_34z[7], celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_48z, celloutsig_0_24z };
  assign { _04_[12:9], _04_[3:0] } = { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_13z };
  assign { _05_[12:10], _05_[6:0] } = { celloutsig_0_38z, celloutsig_0_5z, 2'h0, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_29z };
  assign _07_[2:1] = { celloutsig_0_38z, celloutsig_0_23z };
  assign { _08_[5:3], _08_[1:0] } = { _02_, _00_, _03_, 2'h0 };
  assign { _09_[17], _09_[10], _09_[3:0] } = { 1'h0, _07_[3], _06_ };
  assign { _10_[5], _10_[3:0] } = { _01_, _02_, _00_, _03_, _08_[2] };
  assign celloutsig_0_9z[1:0] = celloutsig_0_8z[1:0];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
