Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May 11 08:49:52 2023
| Host         : edabknam-Precision-3650-Tower running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file xilinx_kc705_control_sets.rpt
| Design       : xilinx_kc705
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   340 |
| Unused register locations in slices containing registers |   716 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           13 |
|      2 |           10 |
|      3 |            1 |
|      4 |           34 |
|      5 |            8 |
|      6 |            6 |
|      7 |            1 |
|      8 |           36 |
|      9 |           10 |
|     10 |            6 |
|     12 |           12 |
|     13 |            1 |
|     14 |           15 |
|     15 |            1 |
|    16+ |          186 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2126 |          759 |
| No           | No                    | Yes                    |            4658 |         1641 |
| No           | Yes                   | No                     |             912 |          443 |
| Yes          | No                    | No                     |            1688 |          681 |
| Yes          | No                    | Yes                    |            1369 |          428 |
| Yes          | Yes                   | No                     |            2923 |         1091 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                                                    Enable Signal                                                   |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  sys_clk        | main_basesoc_sdram_tfawcon_ready_reg0                                                                              | main_basesoc_sdram_tfawcon_ready_i_1_n_0                                |                1 |              1 |
|  idelay_clk     |                                                                                                                    |                                                                         |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_twtrcon_ready_i_1_n_0                                |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        | main_basesoc_serial_tx_rs232phytx_next_value_ce1                                                                   | sys_rst                                                                 |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine2_twtpcon_ready_i_1_n_0                   |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_trrdcon_ready_i_1_n_0                                |                1 |              1 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine0_trascon_ready_i_1_n_0                   |                1 |              2 |
|  idelay_clk     |                                                                                                                    | builder_impl_xilinxasyncresetsynchronizerimpl0                          |                1 |              2 |
|  sys_clk        |                                                                                                                    | builder_impl_xilinxasyncresetsynchronizerimpl0                          |                1 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0                    |                2 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine6_trascon_ready_i_1_n_0                   |                1 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine1_trccon_ready_i_1_n_0                    |                1 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine3_trascon_ready_i_1_n_0                   |                2 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine5_trascon_ready_i_1_n_0                   |                2 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0                    |                1 |              2 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_bankmachine2_trascon_ready_i_1_n_0                   |                2 |              2 |
|  sys_clk        | VexRiscv/_zz_iBus_rsp_valid                                                                                        | VexRiscv/dataCache_1/reset0                                             |                1 |              3 |
|  sys_clk        | builder_basesoc_multiplexer_state[3]_i_1_n_0                                                                       | sys_rst                                                                 |                1 |              4 |
|  idelay_clk     | main_crg_reset_counter[3]_i_1_n_0                                                                                  | idelay_rst                                                              |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | builder_basesoc_bankmachine3_next_state                                                                            | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | p_2_out[7]                                                                                                         | main_basesoc_datar_datar_buf_pipe_valid_source_valid                    |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_datar_datar_converter_converter_strobe_all                                                            | main_basesoc_datar_datar_buf_pipe_valid_source_valid                    |                1 |              4 |
|  sys_clk        | main_basesoc_dataw_crc_buf_pipe_valid_sink_ready                                                                   | main_basesoc_dataw_crc_buf_pipe_valid_source_valid                      |                3 |              4 |
|  sys_clk        | main_basesoc_sdram_time1[3]_i_1_n_0                                                                                | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | builder_basesoc_bankmachine7_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | builder_csr_bankarray_csrbank6_enable0_re                                                                          | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | builder_basesoc_bankmachine0_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | builder_basesoc_bankmachine2_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | main_basesoc_rx_tick                                                                                               | p_122_in                                                                |                1 |              4 |
|  sys_clk        | main_basesoc_sdmem2block_dma_fifo_do_read                                                                          | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | builder_basesoc_bankmachine5_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | main_basesoc_uart_rx_fifo_rdport_re                                                                                | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | builder_basesoc_bankmachine4_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | main_basesoc_sdcore_fifo_level[3]_i_2_n_0                                                                          | main_basesoc_sdcore_fifo_level                                          |                1 |              4 |
|  sys_clk        | main_basesoc_sdmem2block_dma_sink_sink_ready                                                                       | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | main_basesoc_uart_tx_fifo_syncfifo_re                                                                              | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_uart_tx_fifo_wrport_we__0                                                                             | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_uart_rx_fifo_wrport_we__0                                                                             | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                                         | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[30]_0 |                2 |              4 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_level[3]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk        | builder_basesoc_bankmachine1_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface6_bank_bus_dat_r[3]_i_1_n_0              |                1 |              4 |
|  sys_clk        | builder_basesoc_bankmachine6_next_state                                                                            | sys_rst                                                                 |                2 |              4 |
|  sys_clk        | main_basesoc_tx_tick                                                                                               | main_basesoc_tx_count[3]_i_1_n_0                                        |                1 |              4 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1032                                                               |                                                                         |                3 |              5 |
|  sys_clk        | main_basesoc_sdram_time0[4]_i_1_n_0                                                                                | sys_rst                                                                 |                2 |              5 |
|  sys_clk        | main_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                                        | sys_rst                                                                 |                2 |              5 |
|  sys_clk        | main_k7ddrphy_half_sys8x_taps_storage[4]_i_1_n_0                                                                   | sys_rst                                                                 |                1 |              5 |
|  sys_clk        | main_basesoc_sdram_zqcs_executer_counter[4]_i_1_n_0                                                                | sys_rst                                                                 |                2 |              5 |
|  sys_clk        | main_basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                                        | sys_rst                                                                 |                2 |              5 |
|  sys_clk        | main_basesoc_sdmem2block_dma_fifo_level[4]_i_1_n_0                                                                 | sys_rst                                                                 |                1 |              5 |
|  sys_clk        | main_basesoc_sdram_sequencer_counter[4]_i_1_n_0                                                                    | sys_rst                                                                 |                2 |              5 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdcore_fifo_level                                          |                3 |              6 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi0_command0_re                                                                | sys_rst                                                                 |                1 |              6 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi3_command0_re                                                                | sys_rst                                                                 |                2 |              6 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi2_command0_re                                                                | sys_rst                                                                 |                1 |              6 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi1_command0_re                                                                | sys_rst                                                                 |                1 |              6 |
|  sys_clk        |                                                                                                                    | VexRiscv/dataCache_1/SR[0]                                              |                3 |              6 |
|  sys_clk        | main_basesoc_tx_data1_in0                                                                                          |                                                                         |                1 |              7 |
|  sys_clk        | main_done                                                                                                          | sys_rst                                                                 |                2 |              8 |
|  sys_clk        | main_basesoc_dataw_count_sdphydataw_next_value_ce3                                                                 | sys_rst                                                                 |                4 |              8 |
|  sys_clk        | main_basesoc_uart_tx_fifo_syncfifo_re                                                                              |                                                                         |                2 |              8 |
|  sys_clk        | main_basesoc_cmdw_count_sdphycmdw_next_value_ce                                                                    | sys_rst                                                                 |                4 |              8 |
|  sys_clk        | main_basesoc_sdblock2mem_converter_source_payload_data[23]_i_1_n_0                                                 | sys_rst                                                                 |                7 |              8 |
|  sys_clk        | main_basesoc_sdblock2mem_converter_source_payload_data[7]_i_1_n_0                                                  | sys_rst                                                                 |                3 |              8 |
|  main_crg_clkin |                                                                                                                    |                                                                         |                2 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data                        | sys_rst                                                                 |                1 |              8 |
|  sys_clk        | snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wfull_reg_0                                         |                                                                         |                2 |              8 |
|  sys_clk        | snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wfull_reg_1                                         |                                                                         |                2 |              8 |
|  sys_clk        | main_basesoc_rx_data_rs232phyrx_next_value_ce1                                                                     |                                                                         |                3 |              8 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/local_in/Merge/dout[11]_i_1_n_0                        | sys_rst                                                                 |                3 |              8 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface1_bank_bus_dat_r[7]_i_1_n_0              |                4 |              8 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface11_bank_bus_dat_r[7]_i_1_n_0             |                4 |              8 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface3_bank_bus_dat_r[7]_i_1_n_0              |                3 |              8 |
|  sys_clk        |                                                                                                                    | main_basesoc_dataw_crc_buf_pipe_valid_source_valid                      |                3 |              8 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/controller/FSM_sequential_current_state_reg[1]_2         | sys_rst                                                                 |                5 |              8 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/E[0]                                           | sys_rst                                                                 |                2 |              8 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/Merge/read_en_a_reg_1[0]                         | sys_rst                                                                 |                3 |              8 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_control0_re                                                                    | sys_rst                                                                 |                3 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/rptr_empty/E[0]                                               | sys_rst                                                                 |                2 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/rptr_empty/count_reg[7]                                       |                                                                         |                2 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/rptr_empty/rempty_reg_0                                       |                                                                         |                2 |              8 |
|  sys_clk        | main_basesoc_init_count_sdphyinit_next_value_ce                                                                    | main_basesoc_init_count[7]_i_1_n_0                                      |                3 |              8 |
|  sys_clk        | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                                             | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                  |                3 |              8 |
|  sys_clk        | main_basesoc_sdblock2mem_converter_source_payload_data[31]_i_1_n_0                                                 | sys_rst                                                                 |                6 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data[2][11]_i_1_n_0         | sys_rst                                                                 |                1 |              8 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                                         | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351              |                2 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data[1][11]_i_1_n_0         | sys_rst                                                                 |                1 |              8 |
|  sys_clk        | main_basesoc_sdblock2mem_converter_source_payload_data[15]_i_1_n_0                                                 | sys_rst                                                                 |                5 |              8 |
|  sys_clk        | builder_csr_bankarray_csrbank3_out0_re                                                                             | sys_rst                                                                 |                2 |              8 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data[0][11]_i_1_n_0         | sys_rst                                                                 |                1 |              8 |
|  sys_clk        | main_k7ddrphy_dly_sel_storage[7]_i_1_n_0                                                                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk        | main_basesoc_clocker_clks[7]_i_1_n_0                                                                               | sys_rst                                                                 |                3 |              8 |
|  sys_clk        | main_basesoc_cmdr_count_sdphycmdr_next_value_ce1                                                                   | sys_rst                                                                 |                3 |              8 |
|  sys_clk        | main_basesoc_uart_rx_fifo_rdport_re                                                                                |                                                                         |                2 |              8 |
|  sys_clk        | main_basesoc_cmdr_cmdr_buf_pipe_valid_source_valid_i_2_n_0                                                         | main_basesoc_cmdr_cmdr_buf_pipe_valid_source_valid                      |                4 |              9 |
|  sys_clk        | main_basesoc_sdblock2mem_fifo_rdport_re                                                                            | sys_rst                                                                 |                2 |              9 |
|  sys_clk        | main_basesoc_sdblock2mem_fifo_wrport_we                                                                            | sys_rst                                                                 |                2 |              9 |
|  sys_clk        | main_basesoc_datar_datar_buf_pipe_valid_source_valid_i_2_n_0                                                       | main_basesoc_datar_datar_buf_pipe_valid_source_valid                    |                3 |              9 |
|  sys_clk        | main_basesoc_sdmem2block_converter_converter_mux0                                                                  | sys_rst                                                                 |                2 |              9 |
|  sys_clk        | main_basesoc_sdmem2block_fifo_rdport_re                                                                            | sys_rst                                                                 |                2 |              9 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface8_bank_bus_dat_r[8]_i_1_n_0              |                2 |              9 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0    | sys_rst                                                                 |                3 |              9 |
|  sys_clk        | main_basesoc_sdmem2block_count[8]_i_1_n_0                                                                          | sys_rst                                                                 |                4 |              9 |
|  sys_clk        | builder_csr_bankarray_csrbank8_clocker_divider0_re                                                                 | sys_rst                                                                 |                3 |              9 |
|  sys_clk        | main_basesoc_datar_count_sdphydatar_next_value_ce0                                                                 | sys_rst                                                                 |                4 |             10 |
|  sys_clk        | main_basesoc_sdblock2mem_fifo_level0[9]_i_1_n_0                                                                    | sys_rst                                                                 |                4 |             10 |
|  sys_clk        | builder_csr_bankarray_csrbank5_block_length0_re                                                                    | sys_rst                                                                 |                3 |             10 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/p_1_in                      | sys_rst                                                                 |                3 |             10 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_timer_count1[9]_i_1_n_0                              |                3 |             10 |
|  sys_clk        | main_basesoc_sdmem2block_fifo_level0[9]_i_1_n_0                                                                    | sys_rst                                                                 |                4 |             10 |
|  snn_clk_clk    | snn_1x1_wrapper/packet_out_fifo/wptr_full/wfull_reg_0                                                              |                                                                         |                3 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[7]_0                                                            |                                                                         |                3 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/packet_out_fifo/wptr_full/wfull_reg_1                                                              |                                                                         |                3 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data[0][11]_i_1__0_n_0             | sys_rst                                                                 |                2 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data                               | sys_rst                                                                 |                4 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[6]_0                                                            |                                                                         |                3 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data[1][11]_i_1__0_n_0             | sys_rst                                                                 |                2 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data[2][11]_i_1__0_n_0             | sys_rst                                                                 |                2 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data[1][11]_i_1__1_n_0             | sys_rst                                                                 |                2 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data                               | sys_rst                                                                 |                2 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data[0][11]_i_1__1_n_0             | sys_rst                                                                 |                2 |             12 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data[2][11]_i_1__1_n_0             | sys_rst                                                                 |                2 |             12 |
|  sys_clk        |                                                                                                                    | main_basesoc_cmdr_cmdr_buf_pipe_valid_source_valid                      |                3 |             13 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi3_address0_re                                                                |                                                                         |                5 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/p_1_in                             | sys_rst                                                                 |                5 |             14 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi1_address0_re                                                                |                                                                         |                2 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  sys_clk        | builder_csr_bankarray_csrbank5_cmd_command0_re                                                                     | sys_rst                                                                 |                5 |             14 |
|  sys_clk        | builder_csr_bankarray_csrbank9_dfii_pi2_address0_re                                                                |                                                                         |                4 |             14 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/p_1_in                             | sys_rst                                                                 |                4 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_row                                                                                | sys_rst                                                                 |                3 |             14 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_address_storage[13]_i_1_n_0                                                      |                                                                         |                2 |             14 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_row                                                                                | sys_rst                                                                 |                4 |             14 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/dout[11]_i_1__1_n_0                            | sys_rst                                                                 |               11 |             15 |
|  sys_clk        | main_basesoc_sdcore_fifo_reset0                                                                                    |                                                                         |                2 |             16 |
|  sys_clk        | main_basesoc_uart_rx_fifo_wrport_we__0                                                                             |                                                                         |                2 |             16 |
|  sys_clk        | builder_csr_bankarray_csrbank2_param_wdata110_re                                                                   | sys_rst                                                                 |                7 |             16 |
|  sys_clk        | main_basesoc_uart_tx_fifo_wrport_we__0                                                                             |                                                                         |                2 |             16 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data[1][20]_i_1__3_n_0           | sys_rst                                                                 |                4 |             17 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data[2][20]_i_1__3_n_0           | sys_rst                                                                 |                3 |             17 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/merge/dout[20]_i_1_n_0                   | sys_rst                                                                 |                6 |             17 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data                             | sys_rst                                                                 |                3 |             17 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data[0][20]_i_1__3_n_0           | sys_rst                                                                 |                3 |             17 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/p_1_in                           | sys_rst                                                                 |                5 |             19 |
|  sys_clk        | builder_count[0]_i_2_n_0                                                                                           | VexRiscv/IBusCachedPlugin_cache/FDPE_1                                  |                5 |             20 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data[0][20]_i_1_n_0                 | sys_rst                                                                 |                3 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data                                | sys_rst                                                                 |                5 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data[2][20]_i_1__2_n_0              | sys_rst                                                                 |                3 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data[0][20]_i_1__2_n_0              | sys_rst                                                                 |                5 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data[0][20]_i_1__1_n_0              | sys_rst                                                                 |                3 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data[1][20]_i_1__1_n_0              | sys_rst                                                                 |                5 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data                                | sys_rst                                                                 |                3 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data                                | sys_rst                                                                 |                5 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data[2][20]_i_1__1_n_0              | sys_rst                                                                 |                3 |             21 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/merge/dout[20]_i_1__1_n_0                       | sys_rst                                                                 |                8 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data[2][20]_i_1_n_0                 | sys_rst                                                                 |                4 |             21 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/merge/dout[20]_i_1__0_n_0                       | sys_rst                                                                 |                8 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data[1][20]_i_1_n_0                 | sys_rst                                                                 |                3 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data[0][20]_i_1__0_n_0              | sys_rst                                                                 |                3 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data[1][20]_i_1__2_n_0              | sys_rst                                                                 |                5 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data[2][20]_i_1__0_n_0              | sys_rst                                                                 |                4 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data                                | sys_rst                                                                 |                5 |             21 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data[1][20]_i_1__0_n_0              | sys_rst                                                                 |                3 |             21 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                7 |             22 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                6 |             22 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                8 |             22 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/p_1_in                              | sys_rst                                                                 |                6 |             23 |
|  sys_clk        |                                                                                                                    | main_count[0]_i_1_n_0                                                   |                6 |             23 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/p_1_in                              | sys_rst                                                                 |                7 |             23 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/p_1_in                              | sys_rst                                                                 |                6 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                7 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                7 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                6 |             23 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/read_pointer[1]_i_1__8_n_0          | sys_rst                                                                 |                7 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                8 |             23 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready                                                              | sys_rst                                                                 |                8 |             23 |
|  sys_clk        |                                                                                                                    | VexRiscv/dataCache_1/reset0                                             |               15 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip32_value10                                                                                    | main_k7ddrphy_bitslip39_value1                                          |                8 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip8_value10                                                                                     | main_k7ddrphy_bitslip15_value1                                          |               11 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip56_value10                                                                                    | main_k7ddrphy_bitslip63_value1                                          |               12 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip40_value10                                                                                    | main_k7ddrphy_bitslip47_value1                                          |               10 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip24_value10                                                                                    | main_k7ddrphy_bitslip31_value1                                          |               11 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip0_value30                                                                                     | main_k7ddrphy_bitslip7_value3                                           |                8 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip16_value10                                                                                    | main_k7ddrphy_bitslip23_value1                                          |               11 |             24 |
|  sys_clk        | main_k7ddrphy_bitslip48_value10                                                                                    | main_k7ddrphy_bitslip55_value1                                          |                8 |             24 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                                     |                                                                         |                7 |             27 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdram_zqcs_timer_count1[0]_i_1_n_0                         |                7 |             27 |
|  sys_clk        | main_k7ddrphy_bitslip0_value00                                                                                     | main_k7ddrphy_bitslip7_value2                                           |               12 |             27 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_east/data[3][29]_i_1_n_0                    | sys_rst                                                                 |                6 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip7_value00                                                                                     | main_k7ddrphy_bitslip63_value0                                          |               15 |             30 |
|  sys_clk        | VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_i_1_n_0                                                              |                                                                         |                8 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_east/data[2][29]_i_1_n_0                    | sys_rst                                                                 |                8 |             30 |
|  sys_clk        | VexRiscv/dataCache_1/E[0]                                                                                          |                                                                         |                6 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_east/data                                   | sys_rst                                                                 |                7 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_east/data[1][29]_i_1_n_0                    | sys_rst                                                                 |                6 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip1_value00                                                                                     | main_k7ddrphy_bitslip15_value0                                          |               15 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/Merge/read_en_a_reg_0                            |                                                                         |               11 |             30 |
|  sys_clk        | builder_csr_bankarray_csrbank2_packet_wdata0_re                                                                    | sys_rst                                                                 |               17 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip4_value00                                                                                     | main_k7ddrphy_bitslip39_value0                                          |               18 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip5_value00                                                                                     | main_k7ddrphy_bitslip47_value0                                          |               15 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip2_value00                                                                                     | main_k7ddrphy_bitslip23_value0                                          |               18 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data[3][29]_i_1__0_n_0                 | sys_rst                                                                 |                7 |             30 |
|  sys_clk        | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                                              |                                                                         |               16 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip6_value00                                                                                     | main_k7ddrphy_bitslip55_value0                                          |               18 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data[0][29]_i_1__0_n_0                 | sys_rst                                                                 |                7 |             30 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                                | VexRiscv/dataCache_1/reset0                                             |               12 |             30 |
|  sys_clk        | main_k7ddrphy_bitslip3_value00                                                                                     | main_k7ddrphy_bitslip31_value0                                          |               16 |             30 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready                             |                                                                         |               11 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data[2][29]_i_1__0_n_0                 | sys_rst                                                                 |                7 |             30 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/Merge/dout[29]_i_1_n_0                           | sys_rst                                                                 |               10 |             30 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data[1][29]_i_1__0_n_0                 | sys_rst                                                                 |                5 |             30 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/Merge/read_en_a_i_1__2_n_0                       | sys_rst                                                                 |                9 |             31 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/builder_basesoc_adr_wishbone2csr_next_value_ce1                                    | FSM_onehot_builder_basesoc_wishbone2csr_state_reg_n_0_[1]               |               12 |             31 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/controller/FSM_sequential_current_state_reg[0]_0         | sys_rst                                                                 |               27 |             31 |
|  sys_clk        | main_basesoc_sdram_phaseinjector3_wrdata_storage[95]_i_1_n_0                                                       |                                                                         |               15 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_wrdata_storage[63]_i_1_n_0                                                       |                                                                         |               12 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector3_wrdata_storage[63]_i_1_n_0                                                       |                                                                         |               14 |             32 |
|  sys_clk        | main_basesoc_scratch_storage[31]_i_1_n_0                                                                           | sys_rst                                                                 |               12 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank10_reload0_re                                                                         | sys_rst                                                                 |               11 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_wrdata_storage[95]_i_1_n_0                                                       |                                                                         |               13 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0             |               19 |             32 |
|  sys_clk        | main_basesoc_sdblock2mem_wishbonedmawriter_base_storage[31]_i_1_n_0                                                | sys_rst                                                                 |               10 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector3_wrdata_storage[31]_i_1_n_0                                                       |                                                                         |               17 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0             |               20 |             32 |
|  sys_clk        |                                                                                                                    | p_122_in                                                                |                9 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0             |               18 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface7_bank_bus_dat_r[31]_i_1_n_0             |               22 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine6_wrport_we__0                                                                       |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector2_wrdata_storage[127]_i_1_n_0                                                      |                                                                         |               18 |             32 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_east/p_1_in                                 | sys_rst                                                                 |               11 |             32 |
|  snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/read_pointer[1]_i_1__1_n_0             | sys_rst                                                                 |                8 |             32 |
|  sys_clk        | builder_basesoc_dat_w_wishbone2csr_next_value_ce0                                                                  |                                                                         |               20 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface10_bank_bus_dat_r[31]_i_1_n_0            |               15 |             32 |
|  sys_clk        | main_edabk_snn_param1_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               20 |             32 |
|  sys_clk        |                                                                                                                    | main_basesoc_tx_count[3]_i_1_n_0                                        |                9 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank5_cmd_argument0_re                                                                    | sys_rst                                                                 |               11 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_wrdata_storage[127]_i_1_n_0                                                      |                                                                         |               14 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface2_bank_bus_dat_r[31]_i_1_n_0             |               29 |             32 |
|  sys_clk        | main_basesoc_cmdr_timeout_sdphycmdr_next_value_ce0                                                                 | sys_rst                                                                 |                9 |             32 |
|  sys_clk        | main_edabk_snn_param7_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               17 |             32 |
|  sys_clk        |                                                                                                                    | builder_csr_bankarray_interface9_bank_bus_dat_r[31]_i_1_n_0             |               22 |             32 |
|  sys_clk        | VexRiscv/CsrPlugin_hadException                                                                                    |                                                                         |                8 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank2_param_wdata00_re                                                                    | sys_rst                                                                 |               21 |             32 |
|  sys_clk        | VexRiscv/dataCache_1/decode_to_execute_IS_CSR_reg[0]                                                               |                                                                         |               27 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine2_wrport_we__0                                                                       |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine3_wrport_we__0                                                                       |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_timer_update_value_re                                                                                 | sys_rst                                                                 |               11 |             32 |
|  sys_clk        | main_edabk_snn_param10_storage[31]_i_1_n_0                                                                         | sys_rst                                                                 |               17 |             32 |
|  sys_clk        | main_basesoc_sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce                                     | main_basesoc_sdblock2mem_wishbonedmawriter_offset[31]_i_1_n_0           |                9 |             32 |
|  sys_clk        | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                                             | VexRiscv/dataCache_1/reset0                                             |               16 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank2_param_wdata30_re                                                                    | sys_rst                                                                 |               15 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dma_length0_re                                                                      | sys_rst                                                                 |                9 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank5_block_count0_re                                                                     | sys_rst                                                                 |               10 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine7_wrport_we__0                                                                       |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine0_wrport_we                                                                          |                                                                         |                4 |             32 |
|  sys_clk        | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                                            |                                                                         |                8 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine4_wrport_we__0                                                                       |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector2_wrdata_storage[95]_i_1_n_0                                                       |                                                                         |               13 |             32 |
|  sys_clk        | main_edabk_snn_param5_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               13 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector3_wrdata_storage[127]_i_1_n_0                                                      |                                                                         |               17 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine1_wrport_we                                                                          |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_sdmem2block_dma_base_storage[63]_i_1_n_0                                                              | sys_rst                                                                 |               14 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank2_param_wdata40_re                                                                    | sys_rst                                                                 |               14 |             32 |
|  sys_clk        | main_basesoc_sdram_bankmachine5_wrport_we                                                                          |                                                                         |                4 |             32 |
|  sys_clk        | main_basesoc_sdmem2block_dma_base_storage[31]_i_1_n_0                                                              | sys_rst                                                                 |               11 |             32 |
|  sys_clk        | main_edabk_snn_param2_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               10 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank10_load0_re                                                                           | sys_rst                                                                 |               12 |             32 |
|  sys_clk        | main_edabk_snn_param8_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               14 |             32 |
|  sys_clk        | main_edabk_snn_param6_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               11 |             32 |
|  sys_clk        | main_edabk_snn_param9_storage[31]_i_1_n_0                                                                          | sys_rst                                                                 |               14 |             32 |
|  sys_clk        | main_basesoc_bus_errors                                                                                            | sys_rst                                                                 |                8 |             32 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                               |                                                                         |               20 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                       |                                                                         |               17 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector1_wrdata_storage[95]_i_1_n_0                                                       |                                                                         |               12 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector1_wrdata_storage[127]_i_1_n_0                                                      |                                                                         |               18 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector1_wrdata_storage[63]_i_1_n_0                                                       |                                                                         |               17 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector2_wrdata_storage[63]_i_1_n_0                                                       |                                                                         |               19 |             32 |
|  sys_clk        | main_basesoc_datar_timeout_sdphydatar_next_value_ce1                                                               | sys_rst                                                                 |                9 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                       |                                                                         |               16 |             32 |
|  sys_clk        | main_basesoc_sdram_phaseinjector2_wrdata_storage[31]_i_1_n_0                                                       |                                                                         |               14 |             32 |
|  sys_clk        | VexRiscv/memory_DivPlugin_div_result                                                                               |                                                                         |                8 |             32 |
|  sys_clk        | main_basesoc_sdcore_data_count_fsm_next_value_ce3                                                                  | sys_rst                                                                 |               11 |             32 |
|  sys_clk        | VexRiscv/memory_DivPlugin_rs1[31]                                                                                  | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear             |                5 |             32 |
|  sys_clk        | builder_csr_bankarray_csrbank7_dma_length0_re                                                                      | sys_rst                                                                 |               10 |             32 |
|  sys_clk        | main_basesoc_sdblock2mem_wishbonedmawriter_base_storage[63]_i_1_n_0                                                | sys_rst                                                                 |               12 |             32 |
|  sys_clk        | main_basesoc_sdmem2block_dma_offset_sdmem2blockdma_next_value_ce                                                   | main_basesoc_sdmem2block_dma_offset                                     |               11 |             32 |
|  sys_clk        | snn_1x1_wrapper/load_packet_fifo/wptr_full/wfull_reg_1                                                             |                                                                         |               10 |             40 |
|  sys_clk        | snn_1x1_wrapper/load_packet_fifo/wptr_full/wbin_reg[7]_0                                                           |                                                                         |               10 |             40 |
|  sys_clk        | snn_1x1_wrapper/load_packet_fifo/wptr_full/wbin_reg[6]_0                                                           |                                                                         |               10 |             40 |
|  sys_clk        | snn_1x1_wrapper/load_packet_fifo/wptr_full/wfull_reg_0                                                             |                                                                         |               10 |             40 |
|  sys_clk        | storage_4_reg_0_15_0_5_i_1_n_0                                                                                     |                                                                         |                6 |             48 |
|  sys_clk        | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l435                                                         |                                                                         |               17 |             61 |
|  sys_clk        |                                                                                                                    | main_basesoc_sdcore_crc16_inserter_crc3_reg0                            |               27 |             64 |
|  sys_clk        | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                                                      |                                                                         |               24 |             70 |
|  sys_clk        | VexRiscv/dataCache_1_io_mem_cmd_ready                                                                              |                                                                         |               24 |             70 |
|  snn_clk_clk    | snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/param_wen                                                | sys_rst                                                                 |               52 |             82 |
| ~snn_clk_clk    |                                                                                                                    | sys_rst                                                                 |               45 |             82 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/controller/done_neuron_reg                               | sys_rst                                                                 |               67 |             87 |
|  sys_clk        | main_basesoc_sdcore_cmd_response_status_fsm_next_value_ce8                                                         | sys_rst                                                                 |               30 |            128 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l922_3                                                                         |                                                                         |               59 |            140 |
|  sys_clk        | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                                         |                                                                         |               62 |            158 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_120_122_i_4_n_0    |                                                                         |               48 |            192 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_120_122_i_1_n_0 |                                                                         |               48 |            192 |
|  sys_clk        | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                                        |                                                                         |               75 |            216 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_0_2_i_1_n_0     |                                                                         |               80 |            320 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_0_2_i_5_n_0        |                                                                         |               80 |            320 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_192_194_i_1_n_0  |                                                                         |              118 |            472 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_192_194_i_1_n_0 |                                                                         |              118 |            472 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_128_191_192_194_i_1_n_0 |                                                                         |              118 |            472 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_192_194_i_4_n_0    |                                                                         |              118 |            472 |
|  sys_clk        | snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wfull_reg_1                                               |                                                                         |              123 |            492 |
|  sys_clk        | snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wfull_reg_2                                               |                                                                         |              123 |            492 |
|  sys_clk        | snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[6]_0                                             |                                                                         |              123 |            492 |
|  sys_clk        | snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[7]_0                                             |                                                                         |              123 |            492 |
|  sys_clk        | main_basesoc_sdram_phaseinjector0_rddata_status[127]_i_1_n_0                                                       | sys_rst                                                                 |              184 |            512 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_128_191_0_2_i_1_n_0     |                                                                         |              128 |            512 |
| ~snn_clk_clk    | snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_0_2_i_1_n_0      |                                                                         |              128 |            512 |
|  sys_clk        |                                                                                                                    | sys_rst                                                                 |              229 |            546 |
|  sys_clk        |                                                                                                                    |                                                                         |              756 |           2119 |
|  snn_clk_clk    |                                                                                                                    | sys_rst                                                                 |             1539 |           4406 |
+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


