// Seed: 933612451
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9,
    output id_10
);
  assign id_6 = id_4;
  logic id_11 = 1'b0;
  type_17(
      1, 1, id_1
  );
  integer id_12;
  defparam id_13.id_14 = 1;
endmodule
