{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585230359028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585230359030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 07:45:58 2020 " "Processing started: Thu Mar 26 07:45:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585230359030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230359030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad08 -c actividad08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad08 -c actividad08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230359030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585230359266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585230359266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaAsin.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaAsin.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaAsin " "Found entity 1: memoriaAsin" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230370573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaSin.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaSin.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaSin " "Found entity 1: memoriaSin" {  } { { "memoriaSin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaSin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230370574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad08.v 1 1 " "Found 1 design units, including 1 entities, in source file actividad08.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorias " "Found entity 1: memorias" {  } { { "actividad08.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/actividad08.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230370575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaAsin_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaAsin_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaAsin_tb " "Found entity 1: memoriaAsin_tb" {  } { { "memoriaAsin_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585230370576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoriaAsin " "Elaborating entity \"memoriaAsin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585230370655 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoriaAsin.v(11) " "Verilog HDL Always Construct warning at memoriaAsin.v(11): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585230370657 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[0\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370658 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[1\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[2\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[3\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[4\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[5\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[6\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoriaAsin.v(17) " "Inferred latch for \"dataOut\[7\]\" at memoriaAsin.v(17)" {  } { { "memoriaAsin.v" "" { Text "/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230370659 "|memoriaAsin"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "502 " "Implemented 502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585230371171 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585230371171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "480 " "Implemented 480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585230371171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585230371171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585230371295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 07:46:11 2020 " "Processing ended: Thu Mar 26 07:46:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585230371295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585230371295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585230371295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585230371295 ""}
