=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 12 (28 --> 2, 84 --> 7, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 14.375 --> 1.5 (14 --> 1, 21 --> 1.75, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 6 (44 --> 2, 22 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.625 --> 0.75 (14.6667 --> 0.666667, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (3, 4, 7, 5, 1, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1074 --> 51 (140 --> 3, 210 --> 7, 426 --> 19, 288 --> 12, 1 --> 1, 4 --> 4, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 42.96 --> 2.04 (46.6667 --> 1, 52.5 --> 1.75, 60.8571 --> 2.71429, 57.6 --> 2.4, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 3, 4, 3, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 500 --> 25 (108 --> 3, 108 --> 5, 165 --> 7, 112 --> 3, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 27.7778 --> 1.38889 (36 --> 1, 36 --> 1.66667, 41.25 --> 1.75, 37.3333 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 94 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 33 (2, 4, 2, 9, 2, 3, 1, 1, 1, 6, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1837 --> 65 (112 --> 1, 336 --> 8, 113 --> 1, 912 --> 28, 110 --> 1, 232 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 17 --> 16, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 55.6667 --> 1.9697 (56 --> 0.5, 84 --> 2, 56.5 --> 0.5, 101.333 --> 3.11111, 55 --> 0.5, 77.3333 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 2.83333 --> 2.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 35 (3, 4, 3, 4, 5, 4, 2, 3, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1510 --> 51 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 8, 356 --> 10, 270 --> 6, 2 --> 2, 6 --> 6, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 43.1429 --> 1.45714 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 2, 71.2 --> 2, 67.5 --> 1.5, 1 --> 1, 2 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 6, 3, 3, 2, 4, 2, 3, 1, 1, 1, 2, 1, 3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2676 --> 59 (154 --> 1, 770 --> 17, 310 --> 3, 312 --> 6, 157 --> 1, 474 --> 8, 159 --> 1, 320 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 5, 1 --> 1, 8 --> 7, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 74.3333 --> 1.63889 (77 --> 0.5, 128.333 --> 2.83333, 103.333 --> 1, 104 --> 2, 78.5 --> 0.5, 118.5 --> 2, 79.5 --> 0.5, 106.667 --> 1.33333, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 2.5, 1 --> 1, 2.66667 --> 2.33333, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 199
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 31 (2, 3, 2, 2, 2, 5, 4, 2, 1, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1704 --> 34 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 488 --> 10, 369 --> 7, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 54.9677 --> 1.09677 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 97.6 --> 2, 92.25 --> 1.75, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 80 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 57 (3, 6, 3, 2, 3, 4, 2, 8, 3, 3, 1, 5, 1, 1, 2, 1, 1, 6, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5428 --> 118 (392 --> 7, 980 --> 21, 384 --> 9, 198 --> 1, 398 --> 5, 600 --> 6, 201 --> 2, 1414 --> 18, 406 --> 3, 408 --> 5, 2 --> 2, 21 --> 15, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2, 12 --> 12, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.2281 --> 2.07018 (130.667 --> 2.33333, 163.333 --> 3.5, 128 --> 3, 99 --> 0.5, 132.667 --> 1.66667, 150 --> 1.5, 100.5 --> 1, 176.75 --> 2.25, 135.333 --> 1, 136 --> 1.66667, 2 --> 2, 4.2 --> 3, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 255
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 59 (3, 3, 4, 5, 4, 5, 2, 8, 3, 2, 2, 2, 3, 1, 2, 2, 1, 4, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4441 --> 90 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 459 --> 5, 616 --> 12, 155 --> 1, 1050 --> 20, 314 --> 3, 158 --> 1, 2 --> 2, 4 --> 4, 5 --> 5, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 7 --> 7, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 75.2712 --> 1.52542 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 114.75 --> 1.25, 123.2 --> 2.4, 77.5 --> 0.5, 131.25 --> 2.5, 104.667 --> 1, 79 --> 0.5, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.75 --> 1.75, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 181 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 65 (3, 4, 5, 5, 2, 2, 2, 7, 9, 5, 4, 3, 1, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9498 --> 131 (476 --> 3, 714 --> 9, 956 --> 10, 960 --> 13, 241 --> 1, 242 --> 1, 243 --> 1, 1464 --> 17, 1960 --> 29, 984 --> 18, 741 --> 7, 496 --> 4, 1 --> 1, 9 --> 6, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 146.123 --> 2.01538 (158.667 --> 1, 178.5 --> 2.25, 191.2 --> 2, 192 --> 2.6, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 209.143 --> 2.42857, 217.778 --> 3.22222, 196.8 --> 3.6, 185.25 --> 1.75, 165.333 --> 1.33333, 1 --> 1, 3 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 65 (4, 5, 3, 6, 5, 2, 3, 6, 4, 2, 2, 3, 3, 1, 2, 2, 1, 1, 1, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6155 --> 90 (546 --> 3, 728 --> 8, 366 --> 2, 920 --> 13, 740 --> 12, 186 --> 1, 374 --> 4, 940 --> 14, 567 --> 6, 190 --> 1, 191 --> 1, 384 --> 2, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 94.6923 --> 1.38462 (136.5 --> 0.75, 145.6 --> 1.6, 122 --> 0.666667, 153.333 --> 2.16667, 148 --> 2.4, 93 --> 0.5, 124.667 --> 1.33333, 156.667 --> 2.33333, 141.75 --> 1.5, 95 --> 0.5, 95.5 --> 0.5, 128 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 120 new AND gates.
[LOG] Size before ABC: 217 AND gates.
[LOG] Size after ABC: 107 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 72 (3, 2, 4, 4, 7, 4, 5, 3, 4, 2, 4, 3, 6, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 11162 --> 128 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 9, 1698 --> 14, 852 --> 8, 1140 --> 11, 572 --> 3, 861 --> 6, 288 --> 1, 867 --> 13, 580 --> 5, 1455 --> 17, 287 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 17 --> 15, 1 --> 1 )
[LOG] Average clause size reduction: 155.028 --> 1.77778 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 2.25, 242.571 --> 2, 213 --> 2, 228 --> 2.2, 190.667 --> 1, 215.25 --> 1.5, 144 --> 0.5, 216.75 --> 3.25, 193.333 --> 1.66667, 242.5 --> 2.83333, 143.5 --> 0.5, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3.4 --> 3, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 402 28 2 1 371
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 83 (2, 5, 4, 4, 4, 5, 3, 6, 6, 2, 6, 3, 7, 2, 1, 1, 2, 3, 1, 2, 2, 2, 2, 1, 1, 1, 4, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9922 --> 129 (214 --> 1, 856 --> 12, 645 --> 4, 648 --> 5, 651 --> 6, 872 --> 7, 438 --> 3, 1100 --> 11, 1105 --> 12, 222 --> 1, 1115 --> 14, 448 --> 3, 1350 --> 18, 226 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 5 --> 5, 1 --> 1, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 9 --> 8, 1 --> 1 )
[LOG] Average clause size reduction: 119.542 --> 1.55422 (107 --> 0.5, 171.2 --> 2.4, 161.25 --> 1, 162 --> 1.25, 162.75 --> 1.5, 174.4 --> 1.4, 146 --> 1, 183.333 --> 1.83333, 184.167 --> 2, 111 --> 0.5, 185.833 --> 2.33333, 149.333 --> 1, 192.857 --> 2.57143, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.25 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 333 28 2 1 300
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 253 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 90 (3, 5, 5, 5, 4, 4, 2, 2, 4, 3, 7, 8, 4, 2, 3, 3, 2, 1, 1, 1, 2, 3, 1, 1, 1, 2, 1, 5, 2, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15791 --> 176 (644 --> 4, 1288 --> 9, 1292 --> 8, 1296 --> 13, 960 --> 9, 978 --> 6, 327 --> 1, 328 --> 1, 987 --> 12, 660 --> 4, 1986 --> 18, 2324 --> 27, 999 --> 8, 334 --> 1, 670 --> 6, 672 --> 5, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 14 --> 12, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 175.456 --> 1.95556 (214.667 --> 1.33333, 257.6 --> 1.8, 258.4 --> 1.6, 259.2 --> 2.6, 240 --> 2.25, 244.5 --> 1.5, 163.5 --> 0.5, 164 --> 0.5, 246.75 --> 3, 220 --> 1.33333, 283.714 --> 2.57143, 290.5 --> 3.375, 249.75 --> 2, 167 --> 0.5, 223.333 --> 2, 224 --> 1.66667, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.8 --> 2.4, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 175 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 97 (4, 5, 2, 5, 4, 2, 2, 2, 8, 6, 3, 5, 6, 4, 9, 2, 3, 4, 1, 2, 2, 1, 1, 1, 1, 1, 1, 3, 2, 2, 2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13436 --> 159 (738 --> 3, 984 --> 8, 247 --> 1, 992 --> 7, 747 --> 6, 250 --> 1, 251 --> 1, 252 --> 1, 1771 --> 21, 1270 --> 16, 500 --> 4, 1024 --> 8, 1285 --> 17, 759 --> 5, 2072 --> 25, 260 --> 1, 3 --> 3, 8 --> 8, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 138.515 --> 1.63918 (184.5 --> 0.75, 196.8 --> 1.6, 123.5 --> 0.5, 198.4 --> 1.4, 186.75 --> 1.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 221.375 --> 2.625, 211.667 --> 2.66667, 166.667 --> 1.33333, 204.8 --> 1.6, 214.167 --> 2.83333, 189.75 --> 1.25, 230.222 --> 2.77778, 130 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 92 (3, 2, 3, 5, 4, 8, 2, 2, 4, 5, 2, 4, 3, 7, 3, 2, 2, 5, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 1, 1, 1, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17885 --> 171 (728 --> 4, 364 --> 1, 730 --> 3, 1464 --> 11, 1101 --> 7, 2576 --> 24, 369 --> 2, 370 --> 1, 1113 --> 7, 1488 --> 12, 373 --> 1, 1122 --> 9, 750 --> 3, 2256 --> 20, 754 --> 5, 378 --> 1, 379 --> 2, 1520 --> 13, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 15 --> 12, 1 --> 1, 1 --> 1, 2 --> 2, 13 --> 11 )
[LOG] Average clause size reduction: 194.402 --> 1.8587 (242.667 --> 1.33333, 182 --> 0.5, 243.333 --> 1, 292.8 --> 2.2, 275.25 --> 1.75, 322 --> 3, 184.5 --> 1, 185 --> 0.5, 278.25 --> 1.75, 297.6 --> 2.4, 186.5 --> 0.5, 280.5 --> 2.25, 250 --> 1, 322.286 --> 2.85714, 251.333 --> 1.66667, 189 --> 0.5, 189.5 --> 1, 304 --> 2.6, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 2.4, 1 --> 1, 1 --> 1, 2 --> 2, 3.25 --> 2.75 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 210 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 114 (3, 5, 4, 3, 4, 4, 7, 2, 8, 6, 4, 2, 9, 3, 3, 7, 5, 2, 2, 4, 1, 1, 2, 2, 1, 1, 6, 2, 2, 1, 1, 1, 1, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 18038 --> 184 (556 --> 2, 1112 --> 9, 837 --> 6, 560 --> 3, 843 --> 4, 846 --> 5, 1698 --> 16, 284 --> 1, 1995 --> 19, 1430 --> 12, 861 --> 5, 288 --> 1, 2312 --> 24, 570 --> 4, 582 --> 3, 1752 --> 17, 1172 --> 8, 294 --> 1, 2 --> 2, 9 --> 8, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 14 --> 13, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 158.228 --> 1.61404 (185.333 --> 0.666667, 222.4 --> 1.8, 209.25 --> 1.5, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.25, 242.571 --> 2.28571, 142 --> 0.5, 249.375 --> 2.375, 238.333 --> 2, 215.25 --> 1.25, 144 --> 0.5, 256.889 --> 2.66667, 190 --> 1.33333, 194 --> 1, 250.286 --> 2.42857, 234.4 --> 1.6, 147 --> 0.5, 1 --> 1, 2.25 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.16667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 325 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 118 (2, 2, 8, 4, 4, 8, 3, 3, 2, 4, 3, 6, 3, 5, 6, 3, 5, 7, 6, 3, 1, 1, 3, 1, 1, 1, 1, 1, 1, 1, 1, 3, 1, 4, 4, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 27840 --> 245 (406 --> 1, 406 --> 2, 2849 --> 24, 1224 --> 8, 1212 --> 7, 2870 --> 26, 812 --> 4, 824 --> 4, 413 --> 1, 1242 --> 10, 830 --> 4, 2080 --> 18, 834 --> 4, 1672 --> 10, 2095 --> 16, 840 --> 5, 1684 --> 14, 2532 --> 18, 2115 --> 16, 848 --> 3, 1 --> 1, 2 --> 2, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 10 --> 9, 9 --> 9, 5 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 235.932 --> 2.07627 (203 --> 0.5, 203 --> 1, 356.125 --> 3, 306 --> 2, 303 --> 1.75, 358.75 --> 3.25, 270.667 --> 1.33333, 274.667 --> 1.33333, 206.5 --> 0.5, 310.5 --> 2.5, 276.667 --> 1.33333, 346.667 --> 3, 278 --> 1.33333, 334.4 --> 2, 349.167 --> 2.66667, 280 --> 1.66667, 336.8 --> 2.8, 361.714 --> 2.57143, 352.5 --> 2.66667, 282.667 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.5 --> 2.25, 2.25 --> 2.25, 2.5 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 582 40 2 1 537
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 219 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 109 (3, 4, 5, 3, 4, 2, 6, 2, 5, 5, 2, 4, 5, 4, 5, 3, 7, 2, 2, 3, 2, 1, 2, 1, 2, 1, 2, 1, 4, 2, 1, 1, 1, 2, 2, 2, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 17870 --> 169 (620 --> 2, 930 --> 7, 1244 --> 8, 624 --> 6, 939 --> 6, 314 --> 1, 1575 --> 12, 316 --> 1, 1268 --> 10, 1272 --> 14, 319 --> 1, 960 --> 7, 1284 --> 8, 966 --> 6, 1292 --> 8, 648 --> 2, 1950 --> 26, 326 --> 1, 327 --> 1, 656 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 10 --> 9, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 163.945 --> 1.55046 (206.667 --> 0.666667, 232.5 --> 1.75, 248.8 --> 1.6, 208 --> 2, 234.75 --> 1.5, 157 --> 0.5, 262.5 --> 2, 158 --> 0.5, 253.6 --> 2, 254.4 --> 2.8, 159.5 --> 0.5, 240 --> 1.75, 256.8 --> 1.6, 241.5 --> 1.5, 258.4 --> 1.6, 216 --> 0.666667, 278.571 --> 3.71429, 163 --> 0.5, 163.5 --> 0.5, 218.667 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.95 sec (Real time) / 1.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.48 sec (Real time) / 7.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.66 sec (Real time) / 4.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1229.34 sec (Real time) / 1221.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2006.27 sec (Real time) / 1996.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.40 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.26 sec (Real time) / 9966.79 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.44 sec (Real time) / 2.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9969.83 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1104.00 sec (Real time) / 1097.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9970.82 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (5, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 258 --> 15 (256 --> 14, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.25 --> 1.875 (51.2 --> 2.8, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (5, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 135 --> 13 (132 --> 12, 0 --> 0, 0 --> 0, 3 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.875 --> 1.625 (26.4 --> 2.4, 0 --> 0, 0 --> 0, 3 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 75 --> 8 (72 --> 7, 0 --> 0, 0 --> 0, 3 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.5 --> 1.33333 (24 --> 2.33333, 0 --> 0, 0 --> 0, 3 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 44 (37, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5478 --> 234 (5472 --> 233, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.5 --> 5.31818 (147.892 --> 6.2973, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (35, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2488 --> 214 (2482 --> 213, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.2381 --> 5.09524 (70.9143 --> 6.08571, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 44 (37, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2742 --> 223 (2736 --> 222, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.3182 --> 5.06818 (73.9459 --> 6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.22 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.08/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 528 (517, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 123850 --> 5176 (123840 --> 5175, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.564 --> 9.80303 (239.536 --> 10.0097, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.22 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.06/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 540 (529, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.11/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59674 --> 5315 (59664 --> 5314, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.507 --> 9.84259 (112.786 --> 10.0454, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 536 (525, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.06/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 60794 --> 5270 (60784 --> 5269, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.422 --> 9.83209 (115.779 --> 10.0362, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 33.83 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.41/34 sec (2.81/3 sec, 21.32/21 sec, 6.45/7 sec, 0.66/0 sec, 0.31/1 sec, 0.22/0 sec, 0.21/0 sec, 0.18/0 sec, 0.13/1 sec, 0.18/0 sec, 0.18/0 sec, 0.17/0 sec, 0.17/0 sec, 0.18/1 sec, 0.17/0 sec, 0.06/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8209 (8194, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 29.52/31 sec (1.27/1.27 sec, 21.16/21.16 sec, 6.26/6.26 sec, 0.48/0.48 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.32/0 sec (1.32/1.32 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2687318 --> 114710 (2687304 --> 114709, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9737 (327.96 --> 13.9991, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 33.83 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.02 sec (Real time) / 33.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 49.15 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 48.79/49 sec (1.77/2 sec, 38.75/39 sec, 5.48/5 sec, 0.47/1 sec, 0.42/0 sec, 0.21/0 sec, 0.19/1 sec, 0.19/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.17/1 sec, 0.17/0 sec, 0.17/0 sec, 0.17/0 sec, 0.08/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8226 (8211, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 45.49/46 sec (0.88/0.88 sec, 38.59/38.59 sec, 5.29/5.29 sec, 0.3/0.3 sec, 0.25/0.25 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.68/1 sec (0.68/0.68 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1256144 --> 114974 (1256130 --> 114973, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.704 --> 13.9769 (152.981 --> 14.0023, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 49.15 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 49.36 sec (Real time) / 49.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 30.34 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.94/30 sec (1.83/2 sec, 21.48/21 sec, 3.62/4 sec, 0.84/1 sec, 0.32/0 sec, 0.22/0 sec, 0.18/0 sec, 0.18/1 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.16/0 sec, 0.18/1 sec, 0.17/0 sec, 0.16/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8236 (8221, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 26.71/27 sec (0.92/0.92 sec, 21.33/21.33 sec, 3.44/3.44 sec, 0.7/0.7 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.71/0 sec (0.71/0.71 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1282334 --> 115125 (1282320 --> 115124, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.699 --> 13.9783 (155.981 --> 14.0036, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 30.34 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.55 sec (Real time) / 30.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 47.97 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.6/48 sec (1.38/2 sec, 39.31/39 sec, 3.91/4 sec, 0.76/1 sec, 0.32/0 sec, 0.21/0 sec, 0.19/1 sec, 0.2/0 sec, 0.18/0 sec, 0.17/0 sec, 0.17/0 sec, 0.21/1 sec, 0.18/0 sec, 0.17/0 sec, 0.17/0 sec, 0.07/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 44.46/45 sec (0.66/0.66 sec, 39.15/39.15 sec, 3.73/3.73 sec, 0.63/0.63 sec, 0.15/0.15 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.53/1 sec (0.53/0.53 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 47.97 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.17 sec (Real time) / 47.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 5626.8 sec CPU time.
[LOG] Relation determinization time: 5626 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5620.02/5617 sec (19.74/19 sec, 5354.76/5355 sec, 188.13/188 sec, 40.51/40 sec, 5.61/5 sec, 1.74/1 sec, 1.11/1 sec, 0.91/1 sec, 0.85/1 sec, 0.83/1 sec, 0.82/1 sec, 0.82/1 sec, 0.79/0 sec, 0.79/1 sec, 0.79/1 sec, 0.82/1 sec, 0.8/0 sec, 0.2/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32843 (32826, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5597.18/5595 sec (9.01/9.01 sec, 5354.11/5354.11 sec, 187.4/187.4 sec, 39.69/39.69 sec, 4.81/4.81 sec, 0.97/0.97 sec, 0.35/0.35 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.31/10 sec (9.31/9.31 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5777216 --> 525298 (5777200 --> 525297, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9942 (175.995 --> 16.0025, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 5626.85 sec CPU time.
[LOG] Overall execution time: 5626 sec real time.
Synthesis time: 5626.86 sec (Real time) / 5623.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1622.64 sec CPU time.
[LOG] Relation determinization time: 1622 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1618.81/1618 sec (21.22/21 sec, 1448.91/1449 sec, 117.43/117 sec, 18.85/18 sec, 4.52/4 sec, 1.3/2 sec, 0.74/1 sec, 0.62/1 sec, 0.61/0 sec, 0.59/0 sec, 0.56/1 sec, 0.55/1 sec, 0.56/1 sec, 0.55/0 sec, 0.57/0 sec, 0.57/1 sec, 0.54/1 sec, 0.11/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1598.01/1601 sec (9.31/9.31 sec, 1448.09/1448.09 sec, 116.75/116.75 sec, 18.32/18.32 sec, 3.99/3.99 sec, 0.77/0.77 sec, 0.22/0.22 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.33/8 sec (10.33/10.33 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1622.67 sec CPU time.
[LOG] Overall execution time: 1622 sec real time.
Synthesis time: 1622.80 sec (Real time) / 1620.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.43 sec (Real time) / 9994.94 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.31 sec (Real time) / 9995.65 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.38 sec (Real time) / 9995.59 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9997.08 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9997.13 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9997.38 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (3, 2, 2, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 159 --> 12 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 9.9375 --> 0.75 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 65 (8, 3, 6, 2, 2, 18, 2, 10, 2, 1, 4, 1, 1, 1, 1, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5613 --> 187 (959 --> 21, 274 --> 7, 665 --> 18, 124 --> 1, 136 --> 1, 2108 --> 90, 120 --> 1, 1206 --> 29, 2 --> 2, 1 --> 1, 11 --> 9, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 86.3538 --> 2.87692 (119.875 --> 2.625, 91.3333 --> 2.33333, 110.833 --> 3, 62 --> 0.5, 68 --> 0.5, 117.111 --> 5, 60 --> 0.5, 120.6 --> 2.9, 1 --> 1, 1 --> 1, 2.75 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 238 8 0 1 224
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 191 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 68 (7, 3, 2, 12, 3, 4, 4, 5, 5, 9, 1, 1, 1, 3, 1, 1, 1, 2, 2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9844 --> 236 (1368 --> 30, 450 --> 11, 223 --> 1, 2453 --> 51, 436 --> 9, 681 --> 19, 681 --> 18, 844 --> 15, 828 --> 22, 1864 --> 44, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 144.765 --> 3.47059 (195.429 --> 4.28571, 150 --> 3.66667, 111.5 --> 0.5, 204.417 --> 4.25, 145.333 --> 3, 170.25 --> 4.75, 170.25 --> 4.5, 168.8 --> 3, 165.6 --> 4.4, 207.111 --> 4.88889, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 248 new AND gates.
[LOG] Size before ABC: 298 AND gates.
[LOG] Size after ABC: 243 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.06/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/1 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 171 (8, 15, 6, 18, 16, 5, 11, 4, 27, 18, 2, 17, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 6 )
[LOG] Total clause computation time: 0.11/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 44636 --> 1006 (2366 --> 38, 4760 --> 136, 1650 --> 26, 5746 --> 92, 4920 --> 114, 1284 --> 22, 3180 --> 67, 942 --> 14, 8398 --> 255, 5695 --> 125, 302 --> 1, 5360 --> 88, 1 --> 1, 3 --> 3, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 14 --> 9 )
[LOG] Average clause size reduction: 261.029 --> 5.88304 (295.75 --> 4.75, 317.333 --> 9.06667, 275 --> 4.33333, 319.222 --> 5.11111, 307.5 --> 7.125, 256.8 --> 4.4, 289.091 --> 6.09091, 235.5 --> 3.5, 311.037 --> 9.44444, 316.389 --> 6.94444, 151 --> 0.5, 315.294 --> 5.17647, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 1.5 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 589 12 0 1 570
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.66 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 355 new AND gates.
[LOG] Size before ABC: 418 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.64/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.06/0 sec, 0.05/0 sec, 0.07/0 sec, 0.07/0 sec, 0.05/0 sec, 0.06/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 201 (6, 17, 2, 17, 2, 26, 5, 7, 22, 30, 23, 13, 3, 6, 1, 3, 1, 2, 1, 2, 1, 2, 2, 2, 2, 1, 1, 1 )
[LOG] Total clause computation time: 0.2/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.4/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 76168 --> 1601 (2375 --> 36, 7600 --> 118, 470 --> 1, 7600 --> 110, 465 --> 1, 11850 --> 286, 1884 --> 35, 2850 --> 59, 9639 --> 223, 13108 --> 291, 9944 --> 290, 5340 --> 99, 864 --> 10, 2155 --> 18, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 3 --> 3, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 378.945 --> 7.96517 (395.833 --> 6, 447.059 --> 6.94118, 235 --> 0.5, 447.059 --> 6.47059, 232.5 --> 0.5, 455.769 --> 11, 376.8 --> 7, 407.143 --> 8.42857, 438.136 --> 10.1364, 436.933 --> 9.7, 432.348 --> 12.6087, 410.769 --> 7.61538, 288 --> 3.33333, 359.167 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.66 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.91 sec (Real time) / 1.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.19 sec (Real time) / 7.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 810
=====================  mult8.aag =====================
[LOG] Relation determinization time: 1.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 481 new AND gates.
[LOG] Size before ABC: 565 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2/1 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.11/0 sec, 0.11/0 sec, 0.12/0 sec, 0.12/0 sec, 0.12/0 sec, 0.09/0 sec, 0.09/1 sec, 0.06/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 278 (5, 29, 14, 21, 19, 8, 30, 20, 8, 20, 4, 3, 10, 34, 20, 6, 2, 2, 2, 1, 2, 1, 2, 2, 1, 2, 2, 1, 2, 2, 2, 1 )
[LOG] Total clause computation time: 0.26/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.87/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 142833 --> 2589 (2512 --> 22, 17584 --> 246, 8047 --> 65, 12480 --> 210, 10998 --> 160, 4361 --> 65, 17487 --> 330, 11856 --> 235, 4340 --> 114, 11533 --> 280, 1809 --> 20, 1228 --> 13, 5643 --> 77, 19107 --> 419, 10944 --> 276, 2875 --> 28, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 513.788 --> 9.31295 (502.4 --> 4.4, 606.345 --> 8.48276, 574.786 --> 4.64286, 594.286 --> 10, 578.842 --> 8.42105, 545.125 --> 8.125, 582.9 --> 11, 592.8 --> 11.75, 542.5 --> 14.25, 576.65 --> 14, 452.25 --> 5, 409.333 --> 4.33333, 564.3 --> 7.7, 561.971 --> 12.3235, 547.2 --> 13.8, 479.167 --> 4.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Overall execution time: 1.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.61 sec (Real time) / 1.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.22 sec (Real time) / 9.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.99 sec (Real time) / 63.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1085
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 636 new AND gates.
[LOG] Size before ABC: 716 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.27/1 sec (0/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.02/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.06/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.05/0 sec, 0.08/1 sec, 0.07/0 sec, 0.06/0 sec, 0.03/0 sec, 0.07/0 sec, 0.05/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 251 (7, 3, 43, 3, 4, 6, 9, 14, 7, 5, 17, 7, 5, 15, 5, 39, 8, 25, 2, 1, 2, 1, 2, 1, 1, 1, 1, 1, 2, 2, 2, 2, 2, 3, 2, 1 )
[LOG] Total clause computation time: 0.25/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.95/1 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 157921 --> 2420 (4704 --> 24, 1566 --> 14, 32970 --> 382, 1562 --> 12, 2337 --> 20, 3865 --> 69, 6192 --> 99, 10140 --> 204, 4650 --> 78, 3116 --> 39, 12064 --> 247, 4560 --> 54, 2992 --> 40, 10906 --> 169, 3104 --> 46, 28766 --> 534, 5530 --> 57, 18864 --> 299, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 7 --> 7, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 629.167 --> 9.64143 (672 --> 3.42857, 522 --> 4.66667, 766.744 --> 8.88372, 520.667 --> 4, 584.25 --> 5, 644.167 --> 11.5, 688 --> 11, 724.286 --> 14.5714, 664.286 --> 11.1429, 623.2 --> 7.8, 709.647 --> 14.5294, 651.429 --> 7.71429, 598.4 --> 8, 727.067 --> 11.2667, 620.8 --> 9.2, 737.59 --> 13.6923, 691.25 --> 7.125, 754.56 --> 11.96, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 78.88 sec (Real time) / 76.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1318.11 sec (Real time) / 1318.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1395
=====================  mult10.aag =====================
[LOG] Relation determinization time: 4.88 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 779 new AND gates.
[LOG] Size before ABC: 912 AND gates.
[LOG] Size after ABC: 769 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.83/5 sec (0.02/0 sec, 0.01/0 sec, 0.01/1 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.35/0 sec, 0.34/1 sec, 0.28/0 sec, 0.31/0 sec, 0.41/1 sec, 0.45/0 sec, 0.4/0 sec, 0.24/1 sec, 0.26/0 sec, 0.17/0 sec, 0.19/0 sec, 0.49/1 sec, 0.17/0 sec, 0.06/0 sec, 0.1/0 sec, 0.05/0 sec, 0.07/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 399 (5, 26, 21, 42, 14, 8, 9, 50, 23, 2, 3, 28, 16, 9, 11, 27, 19, 17, 18, 21, 1, 2, 2, 2, 2, 2, 1, 1, 2, 1, 1, 2, 1, 1, 1, 1, 2, 1, 2, 2 )
[LOG] Total clause computation time: 1.06/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.52/3 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.47/0.47 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 339105 --> 5423 (3968 --> 45, 24800 --> 334, 19900 --> 215, 40344 --> 536, 12740 --> 166, 6846 --> 82, 7968 --> 114, 48608 --> 834, 21318 --> 396, 993 --> 1, 1924 --> 20, 26325 --> 484, 14880 --> 252, 7904 --> 132, 9510 --> 203, 24596 --> 524, 16758 --> 266, 15632 --> 307, 15640 --> 234, 18420 --> 247, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 849.887 --> 13.5915 (793.6 --> 9, 953.846 --> 12.8462, 947.619 --> 10.2381, 960.571 --> 12.7619, 910 --> 11.8571, 855.75 --> 10.25, 885.333 --> 12.6667, 972.16 --> 16.68, 926.87 --> 17.2174, 496.5 --> 0.5, 641.333 --> 6.66667, 940.179 --> 17.2857, 930 --> 15.75, 878.222 --> 14.6667, 864.545 --> 18.4545, 910.963 --> 19.4074, 882 --> 14, 919.529 --> 18.0588, 868.889 --> 13, 877.143 --> 11.7619, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 4.88 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.40 sec (Real time) / 5.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 173.97 sec (Real time) / 170.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2601.25 sec (Real time) / 2601.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1773 20 0 1 1743
=====================  mult11.aag =====================
[LOG] Relation determinization time: 4.23 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 941 new AND gates.
[LOG] Size before ABC: 1050 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.21/5 sec (0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/1 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.01/0 sec, 0.05/0 sec, 0.23/0 sec, 0.21/0 sec, 0.21/0 sec, 0.2/1 sec, 0.24/0 sec, 0.18/0 sec, 0.2/0 sec, 0.17/0 sec, 0.23/1 sec, 0.17/0 sec, 0.24/0 sec, 0.25/0 sec, 0.33/1 sec, 0.18/0 sec, 0.18/0 sec, 0.07/0 sec, 0.19/0 sec, 0.06/0 sec, 0.07/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/1 sec )
[LOG] Nr of iterations: 383 (5, 9, 30, 23, 27, 8, 15, 3, 16, 3, 12, 18, 2, 31, 6, 16, 6, 6, 15, 58, 6, 33, 2, 1, 2, 2, 2, 1, 2, 1, 2, 1, 2, 2, 1, 2, 1, 2, 1, 1, 2, 2, 2, 1 )
[LOG] Total clause computation time: 0.86/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.17/4 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 364377 --> 5186 (4560 --> 18, 9120 --> 103, 33060 --> 355, 24992 --> 252, 29614 --> 326, 7945 --> 106, 15946 --> 253, 2280 --> 6, 16995 --> 255, 2284 --> 25, 12562 --> 210, 19346 --> 311, 1110 --> 1, 33900 --> 613, 5650 --> 75, 16845 --> 302, 5435 --> 97, 5700 --> 65, 15232 --> 235, 61788 --> 1028, 5385 --> 39, 34592 --> 475, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 951.376 --> 13.5405 (912 --> 3.6, 1013.33 --> 11.4444, 1102 --> 11.8333, 1086.61 --> 10.9565, 1096.81 --> 12.0741, 993.125 --> 13.25, 1063.07 --> 16.8667, 760 --> 2, 1062.19 --> 15.9375, 761.333 --> 8.33333, 1046.83 --> 17.5, 1074.78 --> 17.2778, 555 --> 0.5, 1093.55 --> 19.7742, 941.667 --> 12.5, 1052.81 --> 18.875, 905.833 --> 16.1667, 950 --> 10.8333, 1015.47 --> 15.6667, 1065.31 --> 17.7241, 897.5 --> 6.5, 1048.24 --> 14.3939, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.23 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.75 sec (Real time) / 4.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2048
=====================  mult12.aag =====================
[LOG] Relation determinization time: 8.48 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1161 new AND gates.
[LOG] Size before ABC: 1313 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.45/8 sec (0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.09/0 sec, 0.02/0 sec, 0.08/0 sec, 0.07/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.53/0 sec, 0.34/1 sec, 0.4/0 sec, 0.37/1 sec, 0.39/0 sec, 0.55/1 sec, 0.48/0 sec, 0.4/0 sec, 0.39/1 sec, 0.35/0 sec, 0.32/0 sec, 0.35/1 sec, 0.51/0 sec, 0.69/1 sec, 0.28/0 sec, 0.44/1 sec, 0.31/0 sec, 0.12/0 sec, 0.09/0 sec, 0.05/0 sec, 0.08/0 sec, 0.14/1 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 492 (18, 24, 4, 12, 20, 4, 5, 26, 13, 23, 25, 26, 12, 19, 15, 7, 63, 6, 43, 35, 18, 5, 17, 14, 4, 2, 1, 1, 2, 2, 1, 1, 1, 1, 1, 1, 1, 2, 2, 1, 2, 1, 1, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.58/2 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.56/6 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.46/0.46 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.43/0.43 sec, 0.38/0.38 sec, 0.32/0.32 sec, 0.31/0.31 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.65/0.65 sec, 0.24/0.24 sec, 0.38/0.38 sec, 0.29/0.29 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 602690 --> 8017 (24055 --> 107, 32545 --> 303, 4233 --> 18, 15521 --> 155, 26695 --> 247, 4203 --> 23, 5608 --> 42, 35150 --> 468, 16764 --> 223, 31218 --> 425, 33984 --> 499, 34825 --> 530, 15609 --> 238, 24624 --> 373, 19110 --> 291, 8166 --> 117, 87606 --> 1485, 7050 --> 85, 58968 --> 931, 47362 --> 664, 23562 --> 310, 5560 --> 28, 22240 --> 253, 17992 --> 162, 4 --> 4, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 1224.98 --> 16.2947 (1336.39 --> 5.94444, 1356.04 --> 12.625, 1058.25 --> 4.5, 1293.42 --> 12.9167, 1334.75 --> 12.35, 1050.75 --> 5.75, 1121.6 --> 8.4, 1351.92 --> 18, 1289.54 --> 17.1538, 1357.3 --> 18.4783, 1359.36 --> 19.96, 1339.42 --> 20.3846, 1300.75 --> 19.8333, 1296 --> 19.6316, 1274 --> 19.4, 1166.57 --> 16.7143, 1390.57 --> 23.5714, 1175 --> 14.1667, 1371.35 --> 21.6512, 1353.2 --> 18.9714, 1309 --> 17.2222, 1112 --> 5.6, 1308.24 --> 14.8824, 1285.14 --> 11.5714, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 8.49 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.07 sec (Real time) / 8.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2540
=====================  mult13.aag =====================
[LOG] Relation determinization time: 8.03 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1298 new AND gates.
[LOG] Size before ABC: 1446 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8/8 sec (0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.06/0 sec, 0.02/1 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.08/0 sec, 0.05/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.08/0 sec, 0.09/0 sec, 0.04/0 sec, 0.03/0 sec, 0.32/0 sec, 0.32/1 sec, 0.31/0 sec, 0.35/0 sec, 0.39/1 sec, 0.39/0 sec, 0.34/1 sec, 0.42/0 sec, 0.35/0 sec, 0.27/1 sec, 0.37/0 sec, 0.31/0 sec, 0.23/1 sec, 0.38/0 sec, 0.56/0 sec, 0.24/1 sec, 0.27/0 sec, 0.35/0 sec, 0.35/1 sec, 0.11/0 sec, 0.15/0 sec, 0.19/0 sec, 0.1/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 461 (9, 45, 4, 8, 19, 4, 40, 13, 8, 5, 5, 4, 22, 6, 8, 16, 12, 41, 22, 11, 6, 2, 42, 49, 11, 10, 1, 2, 2, 1, 2, 1, 2, 1, 2, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 1, 1, 1, 2, 2, 1, 1 )
[LOG] Total clause computation time: 1.23/2 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.37/6 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.24/0.24 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.31/0.31 sec, 0.31/0.31 sec, 0.29/0.29 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.22/0.22 sec, 0.33/0.33 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.34/0.34 sec, 0.54/0.54 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.34/0.34 sec, 0.33/0.33 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 612872 --> 7513 (12512 --> 62, 68684 --> 554, 4671 --> 15, 10962 --> 107, 27936 --> 321, 4644 --> 33, 60645 --> 726, 18576 --> 255, 10801 --> 96, 6204 --> 70, 6156 --> 71, 4641 --> 49, 32739 --> 517, 7760 --> 105, 10892 --> 138, 23355 --> 324, 16841 --> 248, 62120 --> 954, 32172 --> 444, 15280 --> 209, 7600 --> 98, 1545 --> 1, 63673 --> 851, 73968 --> 947, 15090 --> 140, 13365 --> 138, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1329.44 --> 16.2972 (1390.22 --> 6.88889, 1526.31 --> 12.3111, 1167.75 --> 3.75, 1370.25 --> 13.375, 1470.32 --> 16.8947, 1161 --> 8.25, 1516.12 --> 18.15, 1428.92 --> 19.6154, 1350.12 --> 12, 1240.8 --> 14, 1231.2 --> 14.2, 1160.25 --> 12.25, 1488.14 --> 23.5, 1293.33 --> 17.5, 1361.5 --> 17.25, 1459.69 --> 20.25, 1403.42 --> 20.6667, 1515.12 --> 23.2683, 1462.36 --> 20.1818, 1389.09 --> 19, 1266.67 --> 16.3333, 772.5 --> 0.5, 1516.02 --> 20.2619, 1509.55 --> 19.3265, 1371.82 --> 12.7273, 1336.5 --> 13.8, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 8.04 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.66 sec (Real time) / 8.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2818
=====================  mult14.aag =====================
[LOG] Relation determinization time: 15.6 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 1559 new AND gates.
[LOG] Size before ABC: 1774 AND gates.
[LOG] Size after ABC: 1549 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.51/16 sec (0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0.12/0 sec, 0.03/0 sec, 0.08/0 sec, 0.02/0 sec, 0.08/1 sec, 0.04/0 sec, 0.02/0 sec, 0.07/0 sec, 0.07/0 sec, 0.09/0 sec, 0.06/0 sec, 0.04/0 sec, 0.11/0 sec, 0.05/0 sec, 0.03/0 sec, 0.08/0 sec, 0.09/0 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.12/1 sec, 0.09/0 sec, 0.69/0 sec, 0.8/1 sec, 0.82/1 sec, 0.73/1 sec, 0.96/1 sec, 1.03/1 sec, 0.87/1 sec, 0.74/0 sec, 0.6/1 sec, 0.7/1 sec, 0.72/0 sec, 0.57/1 sec, 0.47/0 sec, 0.63/1 sec, 0.78/1 sec, 0.36/0 sec, 0.33/1 sec, 0.62/0 sec, 0.4/1 sec, 0.24/0 sec, 0.2/0 sec, 0.19/0 sec, 0.1/0 sec, 0.11/0 sec, 0.07/0 sec, 0.09/1 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 694 (5, 18, 8, 28, 8, 79, 15, 44, 11, 36, 13, 2, 39, 35, 38, 18, 12, 43, 10, 4, 22, 33, 20, 10, 7, 3, 52, 35, 2, 2, 1, 1, 1, 2, 2, 2, 1, 2, 2, 1, 2, 2, 2, 2, 2, 1, 1, 2, 2, 2, 1, 2, 1, 2, 1, 2 )
[LOG] Total clause computation time: 3.11/4 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.68/11 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.56/0.56 sec, 0.59/0.59 sec, 0.58/0.58 sec, 0.47/0.47 sec, 0.7/0.7 sec, 0.86/0.86 sec, 0.67/0.67 sec, 0.57/0.57 sec, 0.43/0.43 sec, 0.57/0.57 sec, 0.58/0.58 sec, 0.45/0.45 sec, 0.4/0.4 sec, 0.55/0.55 sec, 0.72/0.72 sec, 0.34/0.34 sec, 0.29/0.29 sec, 0.6/0.6 sec, 0.38/0.38 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 1152004 --> 13837 (7584 --> 9, 32232 --> 226, 13293 --> 81, 51084 --> 492, 13167 --> 146, 146952 --> 1573, 26278 --> 263, 81313 --> 971, 18630 --> 231, 65415 --> 816, 22680 --> 311, 1862 --> 1, 70186 --> 1022, 63138 --> 943, 68968 --> 1042, 31450 --> 431, 20581 --> 286, 76482 --> 1171, 16362 --> 222, 5466 --> 30, 39039 --> 507, 57888 --> 824, 35910 --> 432, 16218 --> 154, 11076 --> 97, 3696 --> 2, 94248 --> 983, 60758 --> 523, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1659.95 --> 19.938 (1516.8 --> 1.8, 1790.67 --> 12.5556, 1661.62 --> 10.125, 1824.43 --> 17.5714, 1645.88 --> 18.25, 1860.15 --> 19.9114, 1751.87 --> 17.5333, 1848.02 --> 22.0682, 1693.64 --> 21, 1817.08 --> 22.6667, 1744.62 --> 23.9231, 931 --> 0.5, 1799.64 --> 26.2051, 1803.94 --> 26.9429, 1814.95 --> 27.4211, 1747.22 --> 23.9444, 1715.08 --> 23.8333, 1778.65 --> 27.2326, 1636.2 --> 22.2, 1366.5 --> 7.5, 1774.5 --> 23.0455, 1754.18 --> 24.9697, 1795.5 --> 21.6, 1621.8 --> 15.4, 1582.29 --> 13.8571, 1232 --> 0.666667, 1812.46 --> 18.9038, 1735.94 --> 14.9429, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 15.61 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.30 sec (Real time) / 16.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3453 28 0 1 3407
=====================  mult15.aag =====================
[LOG] Relation determinization time: 13.36 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1719 new AND gates.
[LOG] Size before ABC: 1920 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.21/14 sec (0.01/0 sec, 0.02/0 sec, 0.04/1 sec, 0.08/0 sec, 0.11/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.11/0 sec, 0.03/0 sec, 0.08/0 sec, 0.05/0 sec, 0.05/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.1/1 sec, 0.05/0 sec, 0.07/0 sec, 0.09/0 sec, 0.1/0 sec, 0.05/0 sec, 0.56/1 sec, 0.65/0 sec, 0.73/1 sec, 0.7/1 sec, 0.5/0 sec, 0.72/1 sec, 0.58/0 sec, 0.46/1 sec, 0.46/0 sec, 0.45/1 sec, 0.41/0 sec, 0.46/1 sec, 0.44/0 sec, 0.42/1 sec, 0.6/0 sec, 0.3/0 sec, 0.4/1 sec, 0.48/0 sec, 0.27/1 sec, 0.4/0 sec, 0.3/0 sec, 0.33/1 sec, 0.21/0 sec, 0.31/0 sec, 0.15/0 sec, 0.14/0 sec, 0.15/1 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 596 (6, 6, 26, 48, 74, 12, 10, 8, 7, 6, 7, 3, 21, 13, 15, 49, 5, 30, 16, 6, 2, 9, 4, 8, 37, 13, 23, 33, 39, 16, 1, 1, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 2, 2, 1, 2, 1, 2, 1, 2, 2, 1, 2, 1, 2, 1, 1, 2 )
[LOG] Total clause computation time: 2.52/4 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.97/9 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.43/0.43 sec, 0.45/0.45 sec, 0.57/0.57 sec, 0.52/0.52 sec, 0.39/0.39 sec, 0.6/0.6 sec, 0.44/0.44 sec, 0.35/0.35 sec, 0.33/0.33 sec, 0.33/0.33 sec, 0.31/0.31 sec, 0.37/0.37 sec, 0.35/0.35 sec, 0.33/0.33 sec, 0.55/0.55 sec, 0.27/0.27 sec, 0.34/0.34 sec, 0.46/0.46 sec, 0.25/0.25 sec, 0.38/0.38 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.18/0.18 sec, 0.29/0.29 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 1062524 --> 11879 (10270 --> 94, 10270 --> 34, 51450 --> 370, 96350 --> 816, 149504 --> 1445, 22330 --> 207, 18405 --> 179, 14238 --> 136, 12180 --> 122, 10110 --> 133, 12300 --> 145, 4068 --> 36, 40580 --> 599, 24588 --> 369, 28686 --> 361, 96720 --> 1374, 8044 --> 96, 58464 --> 878, 30765 --> 439, 10050 --> 89, 2051 --> 1, 16384 --> 157, 6144 --> 37, 14343 --> 195, 73188 --> 942, 24552 --> 286, 45012 --> 504, 62752 --> 732, 77976 --> 808, 30705 --> 250, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 1782.76 --> 19.9312 (1711.67 --> 15.6667, 1711.67 --> 5.66667, 1978.85 --> 14.2308, 2007.29 --> 17, 2020.32 --> 19.527, 1860.83 --> 17.25, 1840.5 --> 17.9, 1779.75 --> 17, 1740 --> 17.4286, 1685 --> 22.1667, 1757.14 --> 20.7143, 1356 --> 12, 1932.38 --> 28.5238, 1891.38 --> 28.3846, 1912.4 --> 24.0667, 1973.88 --> 28.0408, 1608.8 --> 19.2, 1948.8 --> 29.2667, 1922.81 --> 27.4375, 1675 --> 14.8333, 1025.5 --> 0.5, 1820.44 --> 17.4444, 1536 --> 9.25, 1792.88 --> 24.375, 1978.05 --> 25.4595, 1888.62 --> 22, 1957.04 --> 21.913, 1901.58 --> 22.1818, 1999.38 --> 20.7179, 1919.06 --> 15.625, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 13.37 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.10 sec (Real time) / 13.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3722
=====================  mult16.aag =====================
[LOG] Relation determinization time: 29.5 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 2121 new AND gates.
[LOG] Size before ABC: 2365 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.33/29 sec (0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.21/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.14/0 sec, 0.03/0 sec, 0.12/1 sec, 0.04/0 sec, 0.14/0 sec, 0.13/0 sec, 0.06/0 sec, 0.05/0 sec, 0.08/0 sec, 0.06/0 sec, 0.07/0 sec, 0.05/0 sec, 0.05/0 sec, 0.11/0 sec, 0.1/1 sec, 0.05/0 sec, 0.21/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.13/0 sec, 0.16/0 sec, 1.34/2 sec, 1.44/1 sec, 1.73/2 sec, 1.56/1 sec, 1.92/2 sec, 1.3/2 sec, 1.34/1 sec, 1.25/1 sec, 1.19/1 sec, 1.59/2 sec, 1.06/1 sec, 0.9/1 sec, 0.8/1 sec, 0.82/1 sec, 0.65/0 sec, 0.52/1 sec, 1.08/1 sec, 0.93/1 sec, 1.2/1 sec, 0.55/0 sec, 1.08/2 sec, 0.45/0 sec, 0.54/1 sec, 0.26/0 sec, 0.31/0 sec, 0.26/0 sec, 0.16/1 sec, 0.11/0 sec, 0.13/0 sec, 0.18/0 sec, 0.11/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 750 (8, 15, 6, 15, 25, 102, 10, 9, 7, 18, 56, 2, 46, 10, 55, 42, 11, 7, 18, 10, 14, 5, 6, 26, 24, 7, 59, 3, 2, 2, 36, 44, 3, 2, 2, 1, 2, 1, 2, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 1, 2, 2, 2, 1, 2, 1, 2, 1, 1, 1, 2, 2 )
[LOG] Total clause computation time: 6.33/6 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.33/0.33 sec, 0.49/0.49 sec, 0.53/0.53 sec, 0.49/0.49 sec, 0.56/0.56 sec, 0.39/0.39 sec, 0.26/0.26 sec, 0.34/0.34 sec, 0.35/0.35 sec, 0.37/0.37 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 21.85/23 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.98/0.98 sec, 0.94/0.94 sec, 1.18/1.18 sec, 1.05/1.05 sec, 1.35/1.35 sec, 0.9/0.9 sec, 1.07/1.07 sec, 0.9/0.9 sec, 0.83/0.83 sec, 1.21/1.21 sec, 0.83/0.83 sec, 0.69/0.69 sec, 0.63/0.63 sec, 0.69/0.69 sec, 0.58/0.58 sec, 0.48/0.48 sec, 0.99/0.99 sec, 0.88/0.88 sec, 1.14/1.14 sec, 0.52/0.52 sec, 1.05/1.05 sec, 0.41/0.41 sec, 0.5/0.5 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.09/0.09 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 1663556 --> 17257 (17535 --> 50, 35028 --> 196, 12520 --> 86, 34958 --> 244, 60096 --> 491, 251389 --> 2466, 22536 --> 176, 19880 --> 187, 15042 --> 118, 42177 --> 473, 137720 --> 1620, 2500 --> 1, 112725 --> 1478, 22473 --> 216, 135054 --> 1567, 102541 --> 1229, 24460 --> 347, 14634 --> 130, 42432 --> 507, 22473 --> 296, 32487 --> 371, 9984 --> 59, 12480 --> 81, 61150 --> 766, 56143 --> 707, 14988 --> 155, 144362 --> 1594, 4970 --> 3, 2471 --> 1, 2439 --> 1, 86310 --> 710, 107543 --> 875, 3 --> 3, 2 --> 2, 3 --> 3, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 3 --> 3, 5 --> 5, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 2218.07 --> 23.0093 (2191.88 --> 6.25, 2335.2 --> 13.0667, 2086.67 --> 14.3333, 2330.53 --> 16.2667, 2403.84 --> 19.64, 2464.6 --> 24.1765, 2253.6 --> 17.6, 2208.89 --> 20.7778, 2148.86 --> 16.8571, 2343.17 --> 26.2778, 2459.29 --> 28.9286, 1250 --> 0.5, 2450.54 --> 32.1304, 2247.3 --> 21.6, 2455.53 --> 28.4909, 2441.45 --> 29.2619, 2223.64 --> 31.5455, 2090.57 --> 18.5714, 2357.33 --> 28.1667, 2247.3 --> 29.6, 2320.5 --> 26.5, 1996.8 --> 11.8, 2080 --> 13.5, 2351.92 --> 29.4615, 2339.29 --> 29.4583, 2141.14 --> 22.1429, 2446.81 --> 27.0169, 1656.67 --> 1, 1235.5 --> 0.5, 1219.5 --> 0.5, 2397.5 --> 19.7222, 2444.16 --> 19.8864, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 29.51 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.40 sec (Real time) / 30.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4571
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38/0 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.22 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.62 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.54/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.65 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.31/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.83 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.76/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.87 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.47 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 219 AND gates.
[LOG] Size after ABC: 150 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 194 (32, 42, 21, 10, 15, 3, 24, 28, 5, 1, 12, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.11/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 14569 --> 1097 (4278 --> 207, 5084 --> 295, 2200 --> 232, 972 --> 125, 1484 --> 80, 202 --> 8, 121 --> 41, 140 --> 63, 27 --> 15, 1 --> 0, 57 --> 29, 3 --> 2 )
[LOG] Average clause size reduction: 75.0979 --> 5.65464 (133.688 --> 6.46875, 121.048 --> 7.02381, 104.762 --> 11.0476, 97.2 --> 12.5, 98.9333 --> 5.33333, 67.3333 --> 2.66667, 5.04167 --> 1.70833, 5 --> 2.25, 5.4 --> 3, 1 --> 0, 4.75 --> 2.41667, 3 --> 2 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 316 5 21 1 286
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.03 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 334 new AND gates.
[LOG] Size before ABC: 427 AND gates.
[LOG] Size after ABC: 333 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.98/1 sec (0.04/0 sec, 0.04/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.1/0 sec, 0.01/0 sec, 0.13/0 sec, 0.14/0 sec, 0.08/0 sec, 0.06/0 sec, 0.1/0 sec, 0.15/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 541 (80, 61, 53, 41, 61, 86, 8, 28, 37, 7, 4, 18, 56, 1 )
[LOG] Total clause computation time: 0.4/1 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.53/0 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 57554 --> 4555 (13983 --> 842, 9780 --> 518, 7540 --> 495, 5360 --> 381, 7860 --> 659, 10965 --> 1302, 868 --> 25, 174 --> 63, 233 --> 111, 17 --> 9, 8 --> 6, 78 --> 22, 687 --> 121, 1 --> 1 )
[LOG] Average clause size reduction: 106.384 --> 8.41959 (174.787 --> 10.525, 160.328 --> 8.4918, 142.264 --> 9.33962, 130.732 --> 9.29268, 128.852 --> 10.8033, 127.5 --> 15.1395, 108.5 --> 3.125, 6.21429 --> 2.25, 6.2973 --> 3, 2.42857 --> 1.28571, 2 --> 1.5, 4.33333 --> 1.22222, 12.2679 --> 2.16071, 1 --> 1 )
[LOG] Overall execution time: 1.03 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.31 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 539 6 24 1 503
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 6.86 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1229 new AND gates.
[LOG] Size before ABC: 1603 AND gates.
[LOG] Size after ABC: 1229 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.69/7 sec (0.15/0 sec, 0.13/0 sec, 0.07/0 sec, 0.08/0 sec, 0.1/1 sec, 0.09/0 sec, 0.46/0 sec, 0.79/1 sec, 0.04/0 sec, 0.77/1 sec, 0.67/0 sec, 0.48/1 sec, 0.51/0 sec, 0.46/1 sec, 0.41/0 sec, 0.46/1 sec, 0.8/1 sec, 0.22/0 sec )
[LOG] Nr of iterations: 1656 (228, 132, 48, 60, 79, 86, 183, 342, 8, 103, 94, 7, 32, 13, 20, 19, 200, 2 )
[LOG] Total clause computation time: 2.93/4 sec (0.1/0.1 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.39/0.39 sec, 0.55/0.55 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 3.56/3 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0/0 sec, 0.55/0.55 sec, 0.44/0.44 sec, 0.35/0.35 sec, 0.43/0.43 sec, 0.37/0.37 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.48/0.48 sec, 0.19/0.19 sec )
[LOG] Total clause size reduction: 199720 --> 18214 (49032 --> 3190, 26462 --> 1345, 8413 --> 477, 9617 --> 572, 12012 --> 837, 12495 --> 1329, 26572 --> 2974, 49104 --> 5956, 973 --> 60, 998 --> 266, 769 --> 290, 11 --> 10, 188 --> 74, 41 --> 26, 138 --> 45, 152 --> 80, 2739 --> 679, 4 --> 4 )
[LOG] Average clause size reduction: 120.604 --> 10.9988 (215.053 --> 13.9912, 200.47 --> 10.1894, 175.271 --> 9.9375, 160.283 --> 9.53333, 152.051 --> 10.5949, 145.291 --> 15.4535, 145.202 --> 16.2514, 143.579 --> 17.4152, 121.625 --> 7.5, 9.68932 --> 2.58252, 8.18085 --> 3.08511, 1.57143 --> 1.42857, 5.875 --> 2.3125, 3.15385 --> 2, 6.9 --> 2.25, 8 --> 4.21053, 13.695 --> 3.395, 2 --> 2 )
[LOG] Overall execution time: 6.86 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.25 sec (Real time) / 7.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.82 sec (Real time) / 5.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 1474 7 27 1 1431
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 17.46 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 1092 new AND gates.
[LOG] Size before ABC: 1348 AND gates.
[LOG] Size after ABC: 1091 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.14/17 sec (0.24/0 sec, 0.43/1 sec, 0.21/0 sec, 0.21/0 sec, 0.2/0 sec, 0.22/0 sec, 0.28/1 sec, 0.64/0 sec, 2.09/2 sec, 0.06/0 sec, 1.7/2 sec, 2.05/2 sec, 1.8/2 sec, 1.37/1 sec, 0.96/1 sec, 1.04/1 sec, 1/1 sec, 0.94/1 sec, 1.16/1 sec, 0.54/1 sec )
[LOG] Nr of iterations: 2122 (186, 240, 116, 93, 72, 89, 168, 281, 454, 6, 83, 94, 7, 15, 5, 13, 45, 9, 145, 1 )
[LOG] Total clause computation time: 6.01/2 sec (0.17/0.17 sec, 0.32/0.32 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.49/0.49 sec, 1.58/1.58 sec, 0.01/0.01 sec, 0.46/0.46 sec, 0.73/0.73 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.27/0.27 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 10.81/15 sec (0.06/0.06 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.45/0.45 sec, 0.01/0.01 sec, 1.21/1.21 sec, 1.31/1.31 sec, 1.63/1.63 sec, 1.14/1.14 sec, 0.78/0.78 sec, 0.76/0.76 sec, 0.83/0.83 sec, 0.8/0.8 sec, 0.87/0.87 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 332597 --> 26099 (48655 --> 2164, 59033 --> 2808, 24495 --> 1439, 18492 --> 1216, 13277 --> 839, 15488 --> 1457, 27889 --> 2409, 46480 --> 4265, 74292 --> 8257, 795 --> 44, 701 --> 251, 730 --> 289, 17 --> 10, 56 --> 29, 10 --> 6, 63 --> 25, 357 --> 152, 42 --> 19, 1723 --> 419, 2 --> 1 )
[LOG] Average clause size reduction: 156.738 --> 12.2992 (261.586 --> 11.6344, 245.971 --> 11.7, 211.164 --> 12.4052, 198.839 --> 13.0753, 184.403 --> 11.6528, 174.022 --> 16.3708, 166.006 --> 14.3393, 165.409 --> 15.1779, 163.639 --> 18.1872, 132.5 --> 7.33333, 8.44578 --> 3.0241, 7.76596 --> 3.07447, 2.42857 --> 1.42857, 3.73333 --> 1.93333, 2 --> 1.2, 4.84615 --> 1.92308, 7.93333 --> 3.37778, 4.66667 --> 2.11111, 11.8828 --> 2.88966, 2 --> 1 )
[LOG] Overall execution time: 17.47 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.85 sec (Real time) / 17.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.19 sec (Real time) / 5.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 1381 8 30 1 1334
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 104.16 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 1690 new AND gates.
[LOG] Size before ABC: 2279 AND gates.
[LOG] Size after ABC: 1688 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 103.44/103 sec (0.02/0 sec, 0.03/0 sec, 0.7/0 sec, 0.15/1 sec, 0.31/0 sec, 0.19/0 sec, 0.41/0 sec, 2.49/3 sec, 4.73/5 sec, 6.04/6 sec, 13.84/14 sec, 10.32/10 sec, 5.91/6 sec, 6.68/7 sec, 6.77/6 sec, 6.52/7 sec, 6.25/6 sec, 5.68/6 sec, 5.22/5 sec, 7.37/7 sec, 4.16/5 sec, 4.11/4 sec, 2.52/2 sec, 3.02/3 sec )
[LOG] Nr of iterations: 5942 (18, 22, 345, 66, 136, 76, 161, 862, 1203, 857, 1161, 442, 1, 1, 36, 20, 13, 9, 4, 192, 67, 81, 69, 100 )
[LOG] Total clause computation time: 41.24/36 sec (0/0 sec, 0.01/0.01 sec, 0.41/0.41 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.29/0.29 sec, 1.62/1.62 sec, 2.68/2.68 sec, 4.41/4.41 sec, 9.28/9.28 sec, 7.96/7.96 sec, 1.2/1.2 sec, 1.71/1.71 sec, 1.3/1.3 sec, 0.72/0.72 sec, 0.85/0.85 sec, 0.59/0.59 sec, 1.03/1.03 sec, 1.56/1.56 sec, 1.42/1.42 sec, 1.67/1.67 sec, 0.95/0.95 sec, 1.18/1.18 sec )
[LOG] Total clause minimization time: 60.81/67 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.27/0.27 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.82/0.82 sec, 1.96/1.96 sec, 1.52/1.52 sec, 4.4/4.4 sec, 2.19/2.19 sec, 4.66/4.66 sec, 4.89/4.89 sec, 5.4/5.4 sec, 5.74/5.74 sec, 5.34/5.34 sec, 5.03/5.03 sec, 4.13/4.13 sec, 5.74/5.74 sec, 2.66/2.66 sec, 2.39/2.39 sec, 1.54/1.54 sec, 1.82/1.82 sec )
[LOG] Total clause size reduction: 1029297 --> 101046 (5576 --> 140, 6426 --> 216, 90128 --> 4384, 16055 --> 994, 31590 --> 2519, 16425 --> 1027, 33440 --> 3265, 170478 --> 15621, 223572 --> 21946, 150656 --> 16457, 203000 --> 24194, 76734 --> 8155, 1 --> 1, 4 --> 1, 122 --> 67, 116 --> 44, 71 --> 28, 16 --> 12, 19 --> 7, 2231 --> 618, 544 --> 220, 483 --> 323, 509 --> 274, 1101 --> 533 )
[LOG] Average clause size reduction: 173.224 --> 17.0054 (309.778 --> 7.77778, 292.091 --> 9.81818, 261.241 --> 12.7072, 243.258 --> 15.0606, 232.279 --> 18.5221, 216.118 --> 13.5132, 207.702 --> 20.2795, 197.77 --> 18.1218, 185.845 --> 18.2427, 175.795 --> 19.203, 174.849 --> 20.8389, 173.606 --> 18.4502, 1 --> 1, 4 --> 1, 3.38889 --> 1.86111, 5.8 --> 2.2, 5.46154 --> 2.15385, 1.77778 --> 1.33333, 4.75 --> 1.75, 11.6198 --> 3.21875, 8.1194 --> 3.28358, 5.96296 --> 3.98765, 7.37681 --> 3.97101, 11.01 --> 5.33 )
[LOG] Overall execution time: 104.17 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
Synthesis time: 104.64 sec (Real time) / 104.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.80 sec (Real time) / 10.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 2026 9 33 1 1974
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 332.24 sec CPU time.
[LOG] Relation determinization time: 333 sec real time.
[LOG] Final circuit size: 2776 new AND gates.
[LOG] Size before ABC: 3789 AND gates.
[LOG] Size after ABC: 2776 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 331.01/332 sec (0.03/0 sec, 0.06/0 sec, 1.39/2 sec, 0.35/0 sec, 0.24/0 sec, 0.29/0 sec, 0.21/1 sec, 0.3/0 sec, 6.04/6 sec, 8.95/9 sec, 40.97/41 sec, 34.73/35 sec, 24.55/24 sec, 13.94/14 sec, 24.63/25 sec, 21.5/22 sec, 21.72/21 sec, 18.36/19 sec, 19.58/19 sec, 16.93/17 sec, 11.76/12 sec, 30.15/30 sec, 15.89/16 sec, 8.61/9 sec, 4.45/4 sec, 5.38/6 sec )
[LOG] Nr of iterations: 11400 (23, 48, 510, 51, 61, 92, 51, 54, 1807, 1786, 3439, 1915, 490, 3, 2, 22, 12, 20, 11, 12, 11, 408, 189, 138, 122, 123 )
[LOG] Total clause computation time: 118.07/122 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.8/0.8 sec, 0.31/0.31 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.24/0.24 sec, 3.49/3.49 sec, 4.79/4.79 sec, 25.8/25.8 sec, 23.28/23.28 sec, 19.84/19.84 sec, 2.37/2.37 sec, 7.17/7.17 sec, 2.67/2.67 sec, 2.32/2.32 sec, 2.1/2.1 sec, 1.32/1.32 sec, 2.35/2.35 sec, 1.73/1.73 sec, 5.23/5.23 sec, 4.62/4.62 sec, 2.74/2.74 sec, 2.12/2.12 sec, 2.19/2.19 sec )
[LOG] Total clause minimization time: 209.94/206 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.58/0.58 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 2.47/2.47 sec, 4.03/4.03 sec, 14.89/14.89 sec, 11.1/11.1 sec, 4.35/4.35 sec, 11.45/11.45 sec, 17.33/17.33 sec, 18.69/18.69 sec, 19.27/19.27 sec, 16.12/16.12 sec, 18.11/18.11 sec, 14.44/14.44 sec, 9.89/9.89 sec, 24.73/24.73 sec, 11.13/11.13 sec, 5.72/5.72 sec, 2.27/2.27 sec, 3.16/3.16 sec )
[LOG] Total clause size reduction: 2121931 --> 225806 (8162 --> 248, 16215 --> 596, 146592 --> 6822, 13900 --> 551, 15840 --> 719, 22750 --> 1002, 11850 --> 474, 12084 --> 735, 390096 --> 36866, 360570 --> 33993, 656658 --> 90289, 363660 --> 40379, 92421 --> 9487, 8 --> 4, 4 --> 2, 60 --> 30, 31 --> 18, 82 --> 33, 25 --> 15, 29 --> 23, 36 --> 17, 5502 --> 1290, 1873 --> 575, 1354 --> 462, 885 --> 504, 1244 --> 672 )
[LOG] Average clause size reduction: 186.134 --> 19.8075 (354.87 --> 10.7826, 337.812 --> 12.4167, 287.435 --> 13.3765, 272.549 --> 10.8039, 259.672 --> 11.7869, 247.283 --> 10.8913, 232.353 --> 9.29412, 223.778 --> 13.6111, 215.88 --> 20.4018, 201.887 --> 19.033, 190.944 --> 26.2544, 189.901 --> 21.0856, 188.614 --> 19.3612, 2.66667 --> 1.33333, 2 --> 1, 2.72727 --> 1.36364, 2.58333 --> 1.5, 4.1 --> 1.65, 2.27273 --> 1.36364, 2.41667 --> 1.91667, 3.27273 --> 1.54545, 13.4853 --> 3.16176, 9.91005 --> 3.04233, 9.81159 --> 3.34783, 7.2541 --> 4.13115, 10.1138 --> 5.46341 )
[LOG] Overall execution time: 332.24 sec CPU time.
[LOG] Overall execution time: 333 sec real time.
Synthesis time: 332.91 sec (Real time) / 331.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.08 sec (Real time) / 30.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 3157 10 35 1 3099
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 772 sec CPU time.
[LOG] Relation determinization time: 773 sec real time.
[LOG] Final circuit size: 6955 new AND gates.
[LOG] Size before ABC: 10194 AND gates.
[LOG] Size after ABC: 6953 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 770.21/769 sec (0.06/0 sec, 0.03/0 sec, 1.52/1 sec, 0.6/1 sec, 0.55/0 sec, 0.67/1 sec, 0.83/1 sec, 0.31/0 sec, 9.07/9 sec, 1.56/2 sec, 54.3/54 sec, 34.51/35 sec, 77.11/77 sec, 60.79/61 sec, 34.67/35 sec, 46.47/46 sec, 43.02/43 sec, 48.46/49 sec, 51.58/51 sec, 34.89/35 sec, 34.33/34 sec, 35.06/35 sec, 45.39/45 sec, 36.51/37 sec, 71.6/71 sec, 29.16/29 sec, 9.71/10 sec, 7.45/7 sec )
[LOG] Nr of iterations: 17636 (38, 19, 690, 184, 51, 136, 242, 52, 1926, 134, 5579, 1507, 3247, 948, 1, 1, 29, 42, 22, 17, 7, 12, 339, 6, 1791, 354, 144, 118 )
[LOG] Total clause computation time: 262.27/285 sec (0.04/0.04 sec, 0/0 sec, 0.94/0.94 sec, 0.35/0.35 sec, 0.5/0.5 sec, 0.51/0.51 sec, 0.54/0.54 sec, 0.24/0.24 sec, 5.05/5.05 sec, 1.19/1.19 sec, 29.24/29.24 sec, 23/23 sec, 48.44/48.44 sec, 48.33/48.33 sec, 7.43/7.43 sec, 18.67/18.67 sec, 5.77/5.77 sec, 6.19/6.19 sec, 5.63/5.63 sec, 3.87/3.87 sec, 7.07/7.07 sec, 5.41/5.41 sec, 8.25/8.25 sec, 2.24/2.24 sec, 16.87/16.87 sec, 8.88/8.88 sec, 4.83/4.83 sec, 2.79/2.79 sec )
[LOG] Total clause minimization time: 501.64/481 sec (0/0 sec, 0.02/0.02 sec, 0.55/0.55 sec, 0.22/0.22 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.02/0.02 sec, 3.9/3.9 sec, 0.26/0.26 sec, 24.7/24.7 sec, 11.15/11.15 sec, 28.14/28.14 sec, 11.96/11.96 sec, 27.06/27.06 sec, 27.58/27.58 sec, 37.03/37.03 sec, 42.04/42.04 sec, 45.75/45.75 sec, 30.83/30.83 sec, 27.05/27.05 sec, 29.48/29.48 sec, 36.87/36.87 sec, 34.08/34.08 sec, 53.15/53.15 sec, 20.06/20.06 sec, 4.75/4.75 sec, 4.62/4.62 sec )
[LOG] Total clause size reduction: 3316276 --> 349700 (15281 --> 433, 6894 --> 297, 217724 --> 9606, 55998 --> 3881, 14600 --> 555, 37125 --> 2906, 63142 --> 4828, 12648 --> 603, 454300 --> 40920, 30191 --> 1963, 1204848 --> 146850, 307224 --> 32258, 658938 --> 73994, 191294 --> 20599, 2 --> 1, 1 --> 1, 100 --> 75, 316 --> 102, 97 --> 53, 88 --> 29, 24 --> 10, 34 --> 19, 4303 --> 1124, 10 --> 8, 34795 --> 5510, 3984 --> 1758, 1112 --> 618, 1203 --> 699 )
[LOG] Average clause size reduction: 188.04 --> 19.8288 (402.132 --> 11.3947, 362.842 --> 15.6316, 315.542 --> 13.9217, 304.337 --> 21.0924, 286.275 --> 10.8824, 272.978 --> 21.3676, 260.917 --> 19.9504, 243.231 --> 11.5962, 235.877 --> 21.2461, 225.306 --> 14.6493, 215.961 --> 26.3219, 203.865 --> 21.4054, 202.937 --> 22.7884, 201.787 --> 21.7289, 2 --> 1, 1 --> 1, 3.44828 --> 2.58621, 7.52381 --> 2.42857, 4.40909 --> 2.40909, 5.17647 --> 1.70588, 3.42857 --> 1.42857, 2.83333 --> 1.58333, 12.6932 --> 3.31563, 1.66667 --> 1.33333, 19.4277 --> 3.07649, 11.2542 --> 4.9661, 7.72222 --> 4.29167, 10.1949 --> 5.92373 )
[LOG] Overall execution time: 772.01 sec CPU time.
[LOG] Overall execution time: 773 sec real time.
Synthesis time: 773.43 sec (Real time) / 771.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 112.25 sec (Real time) / 112.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 7376 11 37 1 7316
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 1308.33 sec CPU time.
[LOG] Relation determinization time: 1310 sec real time.
[LOG] Final circuit size: 7985 new AND gates.
[LOG] Size before ABC: 11382 AND gates.
[LOG] Size after ABC: 7983 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1304.33/1305 sec (0.07/0 sec, 0.05/0 sec, 3.93/4 sec, 1.43/2 sec, 0.81/1 sec, 1.79/1 sec, 0.66/1 sec, 0.86/1 sec, 14.45/14 sec, 0.92/1 sec, 41.32/42 sec, 4.99/5 sec, 22.5/22 sec, 40.01/40 sec, 198.1/198 sec, 57.85/58 sec, 100/100 sec, 70.92/71 sec, 58.61/59 sec, 60.43/60 sec, 59.16/60 sec, 55.57/55 sec, 71.07/71 sec, 69.61/70 sec, 47.9/48 sec, 100.21/100 sec, 32.13/32 sec, 63.48/64 sec, 78.2/78 sec, 47.3/47 sec )
[LOG] Nr of iterations: 18192 (22, 7, 597, 43, 45, 273, 41, 65, 1865, 38, 3397, 238, 1195, 1479, 5772, 1, 1, 115, 6, 12, 9, 8, 8, 296, 4, 1177, 9, 377, 407, 685 )
[LOG] Total clause computation time: 380.54/388 sec (0.02/0.02 sec, 0.01/0.01 sec, 2.63/2.63 sec, 1.34/1.34 sec, 0.71/0.71 sec, 1.13/1.13 sec, 0.57/0.57 sec, 0.65/0.65 sec, 8.03/8.03 sec, 0.69/0.69 sec, 23.18/23.18 sec, 3.47/3.47 sec, 14.86/14.86 sec, 27.57/27.57 sec, 123.17/123.17 sec, 11.17/11.17 sec, 44.31/44.31 sec, 6.17/6.17 sec, 7.06/7.06 sec, 5.46/5.46 sec, 4.95/4.95 sec, 8.46/8.46 sec, 5.03/5.03 sec, 12.05/12.05 sec, 4.04/4.04 sec, 25.65/25.65 sec, 2.15/2.15 sec, 12.33/12.33 sec, 15.54/15.54 sec, 8.14/8.14 sec )
[LOG] Total clause minimization time: 917.21/909 sec (0.02/0.02 sec, 0.01/0.01 sec, 1.26/1.26 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.61/0.61 sec, 0.04/0.04 sec, 0.16/0.16 sec, 6.3/6.3 sec, 0.11/0.11 sec, 17.89/17.89 sec, 1.28/1.28 sec, 7.36/7.36 sec, 12.07/12.07 sec, 74.28/74.28 sec, 46.49/46.49 sec, 55.45/55.45 sec, 64.52/64.52 sec, 51.29/51.29 sec, 54.73/54.73 sec, 54/54 sec, 46.87/46.87 sec, 65.8/65.8 sec, 57.24/57.24 sec, 43.63/43.63 sec, 73.95/73.95 sec, 29.79/29.79 sec, 50.94/50.94 sec, 62.45/62.45 sec, 38.57/38.57 sec )
[LOG] Total clause size reduction: 3791487 --> 373720 (9723 --> 264, 2574 --> 73, 215752 --> 8258, 14700 --> 603, 14916 --> 530, 87312 --> 5415, 12320 --> 444, 18688 --> 789, 523784 --> 41296, 9879 --> 633, 862584 --> 71898, 57354 --> 4288, 273426 --> 27230, 336984 --> 33835, 1310017 --> 167006, 1 --> 1, 1 --> 1, 922 --> 389, 19 --> 11, 27 --> 15, 16 --> 10, 17 --> 12, 15 --> 10, 3877 --> 963, 8 --> 6, 17838 --> 3927, 18 --> 13, 4560 --> 1830, 4726 --> 1742, 9429 --> 2228 )
[LOG] Average clause size reduction: 208.415 --> 20.5431 (441.955 --> 12, 367.714 --> 10.4286, 361.394 --> 13.8325, 341.86 --> 14.0233, 331.467 --> 11.7778, 319.824 --> 19.8352, 300.488 --> 10.8293, 287.508 --> 12.1385, 280.849 --> 22.1426, 259.974 --> 16.6579, 253.925 --> 21.1651, 240.983 --> 18.0168, 228.808 --> 22.7866, 227.846 --> 22.8769, 226.961 --> 28.9338, 1 --> 1, 1 --> 1, 8.01739 --> 3.38261, 3.16667 --> 1.83333, 2.25 --> 1.25, 1.77778 --> 1.11111, 2.125 --> 1.5, 1.875 --> 1.25, 13.098 --> 3.25338, 2 --> 1.5, 15.1555 --> 3.33645, 2 --> 1.44444, 12.0955 --> 4.85411, 11.6118 --> 4.2801, 13.765 --> 3.25255 )
[LOG] Overall execution time: 1308.35 sec CPU time.
[LOG] Overall execution time: 1310 sec real time.
Synthesis time: 1310.17 sec (Real time) / 1306.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.96 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 126.01 sec (Real time) / 125.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 8456 12 40 1 8391
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 2487.06 sec CPU time.
[LOG] Relation determinization time: 2489 sec real time.
[LOG] Final circuit size: 9061 new AND gates.
[LOG] Size before ABC: 12471 AND gates.
[LOG] Size after ABC: 9059 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2482.33/2485 sec (0.07/0 sec, 0.07/0 sec, 7.68/8 sec, 1/1 sec, 1.25/1 sec, 1.46/2 sec, 2.04/2 sec, 1.69/1 sec, 66.79/67 sec, 9.64/10 sec, 214.95/215 sec, 48.89/49 sec, 54.71/55 sec, 138.72/139 sec, 155.06/155 sec, 288.11/289 sec, 129.78/130 sec, 67.73/68 sec, 78.97/79 sec, 113.04/113 sec, 115.94/116 sec, 127.51/128 sec, 101/101 sec, 115.19/115 sec, 104.29/104 sec, 207.14/207 sec, 60.36/61 sec, 100.92/101 sec, 36.17/36 sec, 30.59/31 sec, 45.24/45 sec, 26.74/27 sec, 14.64/14 sec, 14.95/15 sec )
[LOG] Nr of iterations: 32996 (41, 33, 2629, 126, 146, 168, 262, 196, 5979, 422, 8745, 1321, 1305, 1339, 1909, 3596, 1106, 1, 1, 27, 35, 29, 26, 23, 32, 1785, 27, 988, 30, 30, 171, 125, 126, 217 )
[LOG] Total clause computation time: 982.7/983 sec (0.03/0.03 sec, 0.05/0.05 sec, 4.04/4.04 sec, 0.68/0.68 sec, 0.87/0.87 sec, 0.95/0.95 sec, 1.32/1.32 sec, 1.02/1.02 sec, 35.38/35.38 sec, 6.1/6.1 sec, 120.49/120.49 sec, 28.03/28.03 sec, 31.43/31.43 sec, 113.72/113.72 sec, 118.48/118.48 sec, 202.37/202.37 sec, 105.6/105.6 sec, 9.71/9.71 sec, 22.9/22.9 sec, 9.35/9.35 sec, 8.7/8.7 sec, 8.89/8.89 sec, 6.59/6.59 sec, 7.17/7.17 sec, 9.02/9.02 sec, 37.86/37.86 sec, 9.13/9.13 sec, 26.98/26.98 sec, 4.52/4.52 sec, 4.91/4.91 sec, 21.92/21.92 sec, 12.65/12.65 sec, 6.97/6.97 sec, 4.87/4.87 sec )
[LOG] Total clause minimization time: 1481.87/1487 sec (0.02/0.02 sec, 0/0 sec, 3.51/3.51 sec, 0.19/0.19 sec, 0.26/0.26 sec, 0.39/0.39 sec, 0.57/0.57 sec, 0.52/0.52 sec, 30.94/30.94 sec, 3.1/3.1 sec, 93.43/93.43 sec, 19.97/19.97 sec, 22.44/22.44 sec, 24.1/24.1 sec, 35.59/35.59 sec, 84.71/84.71 sec, 23.01/23.01 sec, 57.63/57.63 sec, 55.61/55.61 sec, 103.18/103.18 sec, 106.76/106.76 sec, 118.15/118.15 sec, 93.93/93.93 sec, 107.54/107.54 sec, 94.75/94.75 sec, 167.2/167.2 sec, 50.85/50.85 sec, 72.17/72.17 sec, 31.43/31.43 sec, 25.46/25.46 sec, 23.11/23.11 sec, 13.88/13.88 sec, 7.48/7.48 sec, 9.99/9.99 sec )
[LOG] Total clause size reduction: 8848142 --> 870296 (21040 --> 596, 15616 --> 424, 1106388 --> 67843, 50375 --> 1487, 55825 --> 2173, 61289 --> 2975, 92133 --> 5202, 65325 --> 4272, 1936872 --> 190510, 130510 --> 10877, 2588224 --> 279403, 366960 --> 40291, 349472 --> 39645, 329148 --> 31794, 467460 --> 52389, 877180 --> 101086, 268515 --> 27083, 2 --> 1, 1 --> 1, 116 --> 55, 128 --> 48, 111 --> 38, 79 --> 33, 66 --> 32, 150 --> 55, 40643 --> 5798, 146 --> 54, 18431 --> 2984, 176 --> 53, 181 --> 61, 1264 --> 738, 939 --> 514, 867 --> 469, 2510 --> 1312 )
[LOG] Average clause size reduction: 268.158 --> 26.3758 (513.171 --> 14.5366, 473.212 --> 12.8485, 420.84 --> 25.8056, 399.802 --> 11.8016, 382.363 --> 14.8836, 364.815 --> 17.7083, 351.653 --> 19.855, 333.291 --> 21.7959, 323.946 --> 31.8632, 309.265 --> 25.7749, 295.966 --> 31.95, 277.79 --> 30.5004, 267.795 --> 30.3793, 245.816 --> 23.7446, 244.872 --> 27.4432, 243.932 --> 28.1107, 242.78 --> 24.4873, 2 --> 1, 1 --> 1, 4.2963 --> 2.03704, 3.65714 --> 1.37143, 3.82759 --> 1.31034, 3.03846 --> 1.26923, 2.86957 --> 1.3913, 4.6875 --> 1.71875, 22.7692 --> 3.24818, 5.40741 --> 2, 18.6549 --> 3.02024, 5.86667 --> 1.76667, 6.03333 --> 2.03333, 7.39181 --> 4.31579, 7.512 --> 4.112, 6.88095 --> 3.72222, 11.5668 --> 6.04608 )
[LOG] Overall execution time: 2487.07 sec CPU time.
[LOG] Overall execution time: 2489 sec real time.
Synthesis time: 2488.94 sec (Real time) / 2483.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.07 sec (Real time) / 2.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 166.40 sec (Real time) / 166.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 9595 13 43 1 9524
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 5879.5 sec CPU time.
[LOG] Relation determinization time: 5882 sec real time.
[LOG] Final circuit size: 10824 new AND gates.
[LOG] Size before ABC: 15279 AND gates.
[LOG] Size after ABC: 10823 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 5871.68/5873 sec (0.1/0 sec, 0.06/0 sec, 7.91/8 sec, 0.69/1 sec, 0.79/1 sec, 1.4/1 sec, 1.7/2 sec, 2.31/2 sec, 63.44/63 sec, 6.38/7 sec, 313.93/314 sec, 68.75/69 sec, 76.64/77 sec, 82.49/83 sec, 430.02/430 sec, 294.56/294 sec, 733.99/734 sec, 284.64/285 sec, 184.9/185 sec, 234.35/234 sec, 235.45/236 sec, 240.23/240 sec, 253.23/253 sec, 276.01/276 sec, 273.83/274 sec, 264.04/264 sec, 365.1/365 sec, 182.49/182 sec, 316.08/316 sec, 191.91/192 sec, 136.51/137 sec, 108.9/109 sec, 90.65/91 sec, 98.67/98 sec, 24.53/25 sec, 25/25 sec )
[LOG] Nr of iterations: 46501 (60, 14, 2228, 65, 77, 259, 264, 306, 5633, 285, 12942, 1356, 1514, 1519, 5410, 2142, 6621, 1204, 3, 1, 48, 5, 25, 18, 22, 17, 1587, 21, 1969, 73, 73, 66, 152, 248, 103, 171 )
[LOG] Total clause computation time: 2101.4/2111 sec (0.05/0.05 sec, 0.04/0.04 sec, 4.57/4.57 sec, 0.49/0.49 sec, 0.51/0.51 sec, 0.75/0.75 sec, 1.15/1.15 sec, 1.49/1.49 sec, 34.09/34.09 sec, 4.01/4.01 sec, 165.59/165.59 sec, 37.78/37.78 sec, 44.45/44.45 sec, 46.37/46.37 sec, 282.44/282.44 sec, 233.97/233.97 sec, 482.89/482.89 sec, 234.1/234.1 sec, 23.05/23.05 sec, 73.96/73.96 sec, 20.83/20.83 sec, 13.21/13.21 sec, 23.89/23.89 sec, 21.07/21.07 sec, 19.7/19.7 sec, 16.46/16.46 sec, 64.06/64.06 sec, 18.3/18.3 sec, 72.97/72.97 sec, 11.24/11.24 sec, 18.46/18.46 sec, 13.9/13.9 sec, 46.47/46.47 sec, 43.68/43.68 sec, 13.93/13.93 sec, 11.48/11.48 sec )
[LOG] Total clause minimization time: 3740.3/3735 sec (0.03/0.03 sec, 0/0 sec, 3.25/3.25 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.54/0.54 sec, 0.42/0.42 sec, 0.69/0.69 sec, 28.93/28.93 sec, 1.95/1.95 sec, 147/147 sec, 29.84/29.84 sec, 31.19/31.19 sec, 35.08/35.08 sec, 146.29/146.29 sec, 59.17/59.17 sec, 249.24/249.24 sec, 48.81/48.81 sec, 161.19/161.19 sec, 159.6/159.6 sec, 213.74/213.74 sec, 226.24/226.24 sec, 228.45/228.45 sec, 254.08/254.08 sec, 253.29/253.29 sec, 246.71/246.71 sec, 298.79/298.79 sec, 163.49/163.49 sec, 237.6/237.6 sec, 180.2/180.2 sec, 117.66/117.66 sec, 94.54/94.54 sec, 43.71/43.71 sec, 54.59/54.59 sec, 10.33/10.33 sec, 13.39/13.39 sec )
[LOG] Total clause size reduction: 13099440 --> 1273085 (33099 --> 792, 6747 --> 204, 1002150 --> 56532, 27840 --> 1208, 31996 --> 888, 103716 --> 5386, 101781 --> 5803, 112850 --> 7151, 1999360 --> 169080, 97128 --> 7380, 4231707 --> 431609, 418695 --> 43678, 444822 --> 43919, 429594 --> 48083, 1406340 --> 149126, 554519 --> 58555, 1707960 --> 196705, 309171 --> 31981, 8 --> 5, 3 --> 2, 242 --> 92, 18 --> 7, 71 --> 40, 62 --> 29, 95 --> 38, 51 --> 24, 31682 --> 5238, 122 --> 44, 40106 --> 5938, 586 --> 157, 574 --> 166, 666 --> 162, 1088 --> 583, 2037 --> 1064, 674 --> 374, 1880 --> 1042 )
[LOG] Average clause size reduction: 281.702 --> 27.3776 (551.65 --> 13.2, 481.929 --> 14.5714, 449.798 --> 25.3734, 428.308 --> 18.5846, 415.532 --> 11.5325, 400.448 --> 20.7954, 385.534 --> 21.9811, 368.791 --> 23.3693, 354.937 --> 30.016, 340.8 --> 25.8947, 326.975 --> 33.3495, 308.772 --> 32.2109, 293.806 --> 29.0086, 282.814 --> 31.6544, 259.952 --> 27.5649, 258.879 --> 27.3366, 257.961 --> 29.7093, 256.787 --> 26.5623, 2.66667 --> 1.66667, 3 --> 2, 5.04167 --> 1.91667, 3.6 --> 1.4, 2.84 --> 1.6, 3.44444 --> 1.61111, 4.31818 --> 1.72727, 3 --> 1.41176, 19.9635 --> 3.30057, 5.80952 --> 2.09524, 20.3687 --> 3.01574, 8.0274 --> 2.15068, 7.86301 --> 2.27397, 10.0909 --> 2.45455, 7.15789 --> 3.83553, 8.21371 --> 4.29032, 6.54369 --> 3.63107, 10.9942 --> 6.09357 )
[LOG] Overall execution time: 5879.5 sec CPU time.
[LOG] Overall execution time: 5882 sec real time.
Synthesis time: 5882.11 sec (Real time) / 5870.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.39 sec (Real time) / 2.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 226.95 sec (Real time) / 226.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 11394 14 45 1 11318
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 4365.5 sec CPU time.
[LOG] Relation determinization time: 4368 sec real time.
[LOG] Final circuit size: 13116 new AND gates.
[LOG] Size before ABC: 19567 AND gates.
[LOG] Size after ABC: 13116 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 4358.31/4362 sec (1.37/2 sec, 5.26/5 sec, 0.05/0 sec, 3.52/3 sec, 29.13/30 sec, 15.74/15 sec, 11.39/12 sec, 18.45/18 sec, 12.34/13 sec, 41.75/41 sec, 47.69/48 sec, 57.76/58 sec, 67.58/68 sec, 71.15/71 sec, 70.73/71 sec, 88.21/89 sec, 735.9/736 sec, 208.58/209 sec, 248.21/248 sec, 103.85/104 sec, 87.14/87 sec, 102.44/103 sec, 172.03/172 sec, 481.06/481 sec, 136.65/137 sec, 177.42/177 sec, 202.8/203 sec, 154.59/155 sec, 133.95/134 sec, 163.73/164 sec, 173.64/173 sec, 127.03/127 sec, 159.23/160 sec, 71.68/71 sec, 59.73/60 sec, 65.39/66 sec, 26.91/27 sec, 24.23/24 sec )
[LOG] Nr of iterations: 39470 (45, 16, 5, 941, 4168, 1084, 605, 1061, 554, 2013, 1901, 2164, 2126, 1979, 1870, 1764, 9890, 712, 899, 4, 1, 2, 317, 3808, 20, 27, 15, 18, 25, 35, 49, 31, 164, 19, 63, 723, 168, 184 )
[LOG] Total clause computation time: 1655.91/1684 sec (1.32/1.32 sec, 5.22/5.22 sec, 0.02/0.02 sec, 2.12/2.12 sec, 15.71/15.71 sec, 9.53/9.53 sec, 7.11/7.11 sec, 11.11/11.11 sec, 8.08/8.08 sec, 24.88/24.88 sec, 30.93/30.93 sec, 34.16/34.16 sec, 39.95/39.95 sec, 43.21/43.21 sec, 41.93/41.93 sec, 54.27/54.27 sec, 456.42/456.42 sec, 182.86/182.86 sec, 216.66/216.66 sec, 84.31/84.31 sec, 70.91/70.91 sec, 17.81/17.81 sec, 32.85/32.85 sec, 104.93/104.93 sec, 18.56/18.56 sec, 12.35/12.35 sec, 13.97/13.97 sec, 8.07/8.07 sec, 4.41/4.41 sec, 15.42/15.42 sec, 10.7/10.7 sec, 7.13/7.13 sec, 18.73/18.73 sec, 3.16/3.16 sec, 7.33/7.33 sec, 14.71/14.71 sec, 13.8/13.8 sec, 11.27/11.27 sec )
[LOG] Total clause minimization time: 2679.03/2650 sec (0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 1.35/1.35 sec, 13.22/13.22 sec, 5.92/5.92 sec, 3.96/3.96 sec, 6.93/6.93 sec, 3.84/3.84 sec, 16.33/16.33 sec, 16.1/16.1 sec, 22.85/22.85 sec, 26.79/26.79 sec, 27.16/27.16 sec, 27.92/27.92 sec, 33.01/33.01 sec, 277.73/277.73 sec, 24.25/24.25 sec, 30.02/30.02 sec, 19.01/19.01 sec, 15.72/15.72 sec, 84.07/84.07 sec, 138.59/138.59 sec, 373.85/373.85 sec, 117.51/117.51 sec, 164.55/164.55 sec, 188.24/188.24 sec, 145.94/145.94 sec, 128.97/128.97 sec, 147.76/147.76 sec, 162.38/162.38 sec, 119.4/119.4 sec, 140.02/140.02 sec, 68.21/68.21 sec, 52.14/52.14 sec, 49.43/49.43 sec, 12.98/12.98 sec, 12.83/12.83 sec )
[LOG] Total clause size reduction: 11555612 --> 973843 (23496 --> 844, 7995 --> 203, 2112 --> 28, 472820 --> 18646, 2016828 --> 118762, 449445 --> 33249, 244016 --> 18697, 413400 --> 32963, 207375 --> 16162, 726332 --> 67500, 657400 --> 55086, 720279 --> 66343, 675750 --> 70290, 597356 --> 63376, 538272 --> 54870, 491877 --> 54496, 2749142 --> 237117, 194103 --> 22723, 244256 --> 23208, 13 --> 8, 2 --> 2, 5 --> 2, 3671 --> 859, 103328 --> 12128, 116 --> 30, 159 --> 37, 59 --> 29, 73 --> 26, 148 --> 45, 146 --> 57, 402 --> 121, 218 --> 66, 2282 --> 550, 129 --> 40, 616 --> 185, 7577 --> 2761, 2394 --> 1086, 2020 --> 1248 )
[LOG] Average clause size reduction: 292.769 --> 24.673 (522.133 --> 18.7556, 499.688 --> 12.6875, 422.4 --> 5.6, 502.465 --> 19.8151, 483.884 --> 28.4938, 414.617 --> 30.6725, 403.332 --> 30.9041, 389.632 --> 31.0679, 374.323 --> 29.1733, 360.821 --> 33.532, 345.818 --> 28.9774, 332.846 --> 30.6576, 317.85 --> 33.0621, 301.847 --> 32.0243, 287.846 --> 29.3422, 278.842 --> 30.8934, 277.972 --> 23.9754, 272.617 --> 31.9143, 271.697 --> 25.8154, 3.25 --> 2, 2 --> 2, 2.5 --> 1, 11.5804 --> 2.70978, 27.1345 --> 3.18487, 5.8 --> 1.5, 5.88889 --> 1.37037, 3.93333 --> 1.93333, 4.05556 --> 1.44444, 5.92 --> 1.8, 4.17143 --> 1.62857, 8.20408 --> 2.46939, 7.03226 --> 2.12903, 13.9146 --> 3.35366, 6.78947 --> 2.10526, 9.77778 --> 2.93651, 10.4799 --> 3.81881, 14.25 --> 6.46429, 10.9783 --> 6.78261 )
[LOG] Overall execution time: 4365.51 sec CPU time.
[LOG] Overall execution time: 4368 sec real time.
Synthesis time: 4368.71 sec (Real time) / 4359.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.51 sec (Real time) / 2.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 541.08 sec (Real time) / 540.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 13728 15 47 1 13647
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 6407.34 sec CPU time.
[LOG] Relation determinization time: 6409 sec real time.
[LOG] Final circuit size: 8951 new AND gates.
[LOG] Size before ABC: 12531 AND gates.
[LOG] Size after ABC: 8950 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 6397.65/6398 sec (1.01/1 sec, 1.09/1 sec, 0.07/1 sec, 3.02/3 sec, 7.25/7 sec, 14.42/14 sec, 8.63/9 sec, 7.38/7 sec, 6.06/6 sec, 37.76/38 sec, 67.26/67 sec, 46.03/46 sec, 66.01/66 sec, 101.02/101 sec, 137.7/138 sec, 120.78/121 sec, 590.61/591 sec, 614.19/614 sec, 239.72/239 sec, 677.1/677 sec, 198.38/199 sec, 235.84/236 sec, 200.49/200 sec, 306.56/306 sec, 411.06/411 sec, 251.57/252 sec, 240.21/240 sec, 243.72/244 sec, 222.27/223 sec, 210.3/210 sec, 193.86/194 sec, 141.03/141 sec, 202.24/202 sec, 199.01/199 sec, 101.67/101 sec, 79.67/80 sec, 92.01/92 sec, 54.59/55 sec, 45.81/46 sec, 20.25/20 sec )
[LOG] Nr of iterations: 47679 (10, 25, 41, 915, 1410, 2037, 707, 516, 357, 2399, 3105, 1928, 2903, 3371, 3650, 2895, 6934, 6959, 581, 3757, 4, 2, 1, 441, 941, 22, 10, 14, 18, 31, 49, 41, 39, 32, 58, 76, 498, 462, 259, 181 )
[LOG] Total clause computation time: 2552.26/2603 sec (0.99/0.99 sec, 1.06/1.06 sec, 0.05/0.05 sec, 1.77/1.77 sec, 4.77/4.77 sec, 7.7/7.7 sec, 5.05/5.05 sec, 4.09/4.09 sec, 3.91/3.91 sec, 21.26/21.26 sec, 37.86/37.86 sec, 26.99/26.99 sec, 40.38/40.38 sec, 59.13/59.13 sec, 80.62/80.62 sec, 72.51/72.51 sec, 379.14/379.14 sec, 361.3/361.3 sec, 213.02/213.02 sec, 488.08/488.08 sec, 150.86/150.86 sec, 197.65/197.65 sec, 34.97/34.97 sec, 70.84/70.84 sec, 131.36/131.36 sec, 17.7/17.7 sec, 14.12/14.12 sec, 6.65/6.65 sec, 10.1/10.1 sec, 7.03/7.03 sec, 8.78/8.78 sec, 4.65/4.65 sec, 8.99/8.99 sec, 7.46/7.46 sec, 9.08/9.08 sec, 5.14/5.14 sec, 24.75/24.75 sec, 7.8/7.8 sec, 16.09/16.09 sec, 8.56/8.56 sec )
[LOG] Total clause minimization time: 3812.94/3764 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 1.2/1.2 sec, 2.37/2.37 sec, 6.49/6.49 sec, 3.28/3.28 sec, 2.97/2.97 sec, 1.82/1.82 sec, 16/16 sec, 28.73/28.73 sec, 18.29/18.29 sec, 24.87/24.87 sec, 41/41 sec, 55.9/55.9 sec, 47.15/47.15 sec, 209.63/209.63 sec, 250.65/250.65 sec, 24.6/24.6 sec, 186.68/186.68 sec, 46.63/46.63 sec, 37.1/37.1 sec, 164.41/164.41 sec, 234.59/234.59 sec, 278.33/278.33 sec, 232.72/232.72 sec, 225.03/225.03 sec, 236.02/236.02 sec, 211.13/211.13 sec, 202.4/202.4 sec, 184.21/184.21 sec, 135.63/135.63 sec, 192.5/192.5 sec, 190.89/190.89 sec, 92.01/92.01 sec, 74.09/74.09 sec, 66.38/66.38 sec, 46.18/46.18 sec, 29.58/29.58 sec, 11.47/11.47 sec )
[LOG] Total clause size reduction: 15152640 --> 1394327 (5058 --> 51, 13464 --> 337, 22200 --> 527, 486248 --> 16901, 728453 --> 29243, 901948 --> 66995, 303580 --> 20564, 214755 --> 15760, 142756 --> 7958, 928026 --> 81699, 1157792 --> 96866, 695647 --> 53555, 1001190 --> 89653, 1122210 --> 113598, 1156733 --> 124282, 876882 --> 93912, 2093766 --> 181803, 2024778 --> 231531, 165880 --> 13324, 1070460 --> 143531, 10 --> 8, 2 --> 2, 1 --> 1, 5661 --> 1255, 15418 --> 2956, 143 --> 35, 31 --> 12, 51 --> 21, 56 --> 21, 215 --> 59, 380 --> 103, 256 --> 65, 236 --> 76, 206 --> 67, 570 --> 168, 636 --> 168, 5435 --> 2471, 5916 --> 1692, 2882 --> 1831, 2709 --> 1226 )
[LOG] Average clause size reduction: 317.805 --> 29.244 (505.8 --> 5.1, 538.56 --> 13.48, 541.463 --> 12.8537, 531.419 --> 18.471, 516.633 --> 20.7397, 442.783 --> 32.8891, 429.392 --> 29.0863, 416.192 --> 30.5426, 399.877 --> 22.2913, 386.839 --> 34.0554, 372.88 --> 31.1968, 360.813 --> 27.7775, 344.881 --> 30.8829, 332.901 --> 33.6986, 316.913 --> 34.0499, 302.895 --> 32.4394, 301.956 --> 26.2191, 290.958 --> 33.2707, 285.508 --> 22.9329, 284.924 --> 38.2036, 2.5 --> 2, 1 --> 1, 1 --> 1, 12.8367 --> 2.8458, 16.3847 --> 3.14134, 6.5 --> 1.59091, 3.1 --> 1.2, 3.64286 --> 1.5, 3.11111 --> 1.16667, 6.93548 --> 1.90323, 7.7551 --> 2.10204, 6.2439 --> 1.58537, 6.05128 --> 1.94872, 6.4375 --> 2.09375, 9.82759 --> 2.89655, 8.36842 --> 2.21053, 10.9137 --> 4.96185, 12.8052 --> 3.66234, 11.1274 --> 7.0695, 14.9669 --> 6.77348 )
[LOG] Overall execution time: 6407.35 sec CPU time.
[LOG] Overall execution time: 6409 sec real time.
Synthesis time: 6409.12 sec (Real time) / 6397.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.22 sec (Real time) / 2.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 150.59 sec (Real time) / 150.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 9596 16 49 1 9512
=====================  genbuf13c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9991.32 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9990.77 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9992.81 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9993.64 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 162 new AND gates.
[LOG] Size before ABC: 219 AND gates.
[LOG] Size after ABC: 159 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 238 (35, 33, 42, 6, 33, 10, 22, 22, 3, 1, 30, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 18652 --> 1490 (4624 --> 261, 4096 --> 231, 4551 --> 494, 545 --> 31, 3424 --> 273, 918 --> 41, 117 --> 40, 122 --> 39, 15 --> 5, 1 --> 0, 238 --> 74, 1 --> 1 )
[LOG] Average clause size reduction: 78.3697 --> 6.2605 (132.114 --> 7.45714, 124.121 --> 7, 108.357 --> 11.7619, 90.8333 --> 5.16667, 103.758 --> 8.27273, 91.8 --> 4.1, 5.31818 --> 1.81818, 5.54545 --> 1.77273, 5 --> 1.66667, 1 --> 0, 7.93333 --> 2.46667, 1 --> 1 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 334 5 23 1 303
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 348 new AND gates.
[LOG] Size before ABC: 457 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.71/1 sec (0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.08/0 sec, 0.01/0 sec, 0.1/0 sec, 0.11/0 sec, 0.05/1 sec, 0.04/0 sec, 0.04/0 sec, 0.07/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 624 (67, 70, 93, 90, 56, 87, 11, 49, 55, 3, 7, 3, 30, 3 )
[LOG] Total clause computation time: 0.32/0 sec (0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.35/1 sec (0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 67985 --> 6237 (11418 --> 539, 11385 --> 535, 13248 --> 1502, 11748 --> 1454, 7095 --> 604, 10922 --> 1193, 1220 --> 45, 317 --> 135, 348 --> 134, 12 --> 5, 42 --> 13, 7 --> 4, 217 --> 68, 6 --> 6 )
[LOG] Average clause size reduction: 108.95 --> 9.99519 (170.418 --> 8.04478, 162.643 --> 7.64286, 142.452 --> 16.1505, 130.533 --> 16.1556, 126.696 --> 10.7857, 125.54 --> 13.7126, 110.909 --> 4.09091, 6.46939 --> 2.7551, 6.32727 --> 2.43636, 4 --> 1.66667, 6 --> 1.85714, 2.33333 --> 1.33333, 7.23333 --> 2.26667, 2 --> 2 )
[LOG] Overall execution time: 0.76 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 561 6 26 1 522
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 13.11 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 613 new AND gates.
[LOG] Size before ABC: 840 AND gates.
[LOG] Size after ABC: 612 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13/13 sec (0.07/0 sec, 0.07/1 sec, 0.13/0 sec, 0.2/0 sec, 0.42/0 sec, 0.36/1 sec, 2.47/2 sec, 1.21/1 sec, 0.17/1 sec, 2.33/2 sec, 1.12/1 sec, 0.88/1 sec, 1.05/1 sec, 0.69/1 sec, 1.37/1 sec, 0.19/0 sec, 0.18/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 3051 (162, 145, 215, 256, 407, 296, 1041, 208, 16, 147, 54, 8, 10, 7, 12, 15, 50, 2 )
[LOG] Total clause computation time: 4.43/4 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.25/0.25 sec, 0.2/0.2 sec, 1.44/1.44 sec, 0.85/0.85 sec, 0.03/0.03 sec, 0.54/0.54 sec, 0.3/0.3 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 7.92/9 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.92/0.92 sec, 0.26/0.26 sec, 0.03/0.03 sec, 1.73/1.73 sec, 0.78/0.78 sec, 0.74/0.74 sec, 0.89/0.89 sec, 0.59/0.59 sec, 1.17/1.17 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 431598 --> 52572 (34454 --> 1582, 29664 --> 1410, 38092 --> 2554, 41310 --> 5004, 61712 --> 8509, 42775 --> 5004, 149760 --> 24483, 29394 --> 3126, 2055 --> 182, 1324 --> 353, 298 --> 116, 33 --> 13, 70 --> 19, 32 --> 11, 68 --> 27, 145 --> 40, 408 --> 137, 4 --> 2 )
[LOG] Average clause size reduction: 141.461 --> 17.2311 (212.679 --> 9.76543, 204.579 --> 9.72414, 177.172 --> 11.8791, 161.367 --> 19.5469, 151.627 --> 20.9066, 144.51 --> 16.9054, 143.862 --> 23.5187, 141.317 --> 15.0288, 128.438 --> 11.375, 9.0068 --> 2.40136, 5.51852 --> 2.14815, 4.125 --> 1.625, 7 --> 1.9, 4.57143 --> 1.57143, 5.66667 --> 2.25, 9.66667 --> 2.66667, 8.16 --> 2.74, 2 --> 1 )
[LOG] Overall execution time: 13.11 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.43 sec (Real time) / 13.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.03 sec (Real time) / 2.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 866 7 30 1 821
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 97.31 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 1418 new AND gates.
[LOG] Size before ABC: 1996 AND gates.
[LOG] Size after ABC: 1417 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 96.98/97 sec (0.01/0 sec, 0.01/0 sec, 0.28/0 sec, 0.35/1 sec, 0.46/0 sec, 0.36/1 sec, 1.56/1 sec, 2.04/2 sec, 10.32/11 sec, 36.48/36 sec, 5.86/6 sec, 6.55/7 sec, 7.45/7 sec, 4.94/5 sec, 2.89/3 sec, 3.55/3 sec, 6.33/7 sec, 4.32/4 sec, 2.5/3 sec, 0.72/0 sec )
[LOG] Nr of iterations: 9150 (2, 49, 576, 397, 388, 238, 673, 727, 2500, 2882, 1, 3, 52, 3, 6, 8, 253, 138, 116, 138 )
[LOG] Total clause computation time: 38.76/43 sec (0/0 sec, 0/0 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.25/0.25 sec, 0.16/0.16 sec, 0.92/0.92 sec, 1.19/1.19 sec, 5.82/5.82 sec, 20.04/20.04 sec, 1.55/1.55 sec, 2.32/2.32 sec, 1.17/1.17 sec, 0.71/0.71 sec, 0.49/0.49 sec, 0.35/0.35 sec, 1.62/1.62 sec, 1.24/1.24 sec, 0.51/0.51 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 56.4/53 sec (0/0 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.57/0.57 sec, 0.76/0.76 sec, 4.31/4.31 sec, 16.14/16.14 sec, 4.17/4.17 sec, 4.12/4.12 sec, 6.17/6.17 sec, 4.12/4.12 sec, 2.29/2.29 sec, 3.1/3.1 sec, 4.62/4.62 sec, 3/3 sec, 1.85/1.85 sec, 0.53/0.53 sec )
[LOG] Total clause size reduction: 1427303 --> 151083 (286 --> 2, 13104 --> 417, 128225 --> 10426, 83952 --> 8189, 76626 --> 7683, 44556 --> 4219, 114240 --> 10096, 117612 --> 10936, 392343 --> 44786, 449436 --> 52456, 2 --> 1, 6 --> 3, 341 --> 154, 11 --> 5, 19 --> 7, 27 --> 13, 2747 --> 543, 1249 --> 325, 1117 --> 428, 1404 --> 394 )
[LOG] Average clause size reduction: 155.989 --> 16.5118 (143 --> 1, 267.429 --> 8.5102, 222.613 --> 18.1007, 211.466 --> 20.6272, 197.49 --> 19.8015, 187.21 --> 17.7269, 169.747 --> 15.0015, 161.777 --> 15.0426, 156.937 --> 17.9144, 155.946 --> 18.2012, 2 --> 1, 2 --> 1, 6.55769 --> 2.96154, 3.66667 --> 1.66667, 3.16667 --> 1.16667, 3.375 --> 1.625, 10.8577 --> 2.14625, 9.05072 --> 2.35507, 9.62931 --> 3.68966, 10.1739 --> 2.85507 )
[LOG] Overall execution time: 97.31 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 97.81 sec (Real time) / 97.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.44 sec (Real time) / 5.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 1713 8 33 1 1663
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 8423.9 sec CPU time.
[LOG] Relation determinization time: 8429 sec real time.
[LOG] Final circuit size: 22102 new AND gates.
[LOG] Size before ABC: 36520 AND gates.
[LOG] Size after ABC: 22101 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 8419.82/8419 sec (0.01/0 sec, 0.01/0 sec, 0.15/0 sec, 0.51/1 sec, 0.71/0 sec, 1.17/1 sec, 1.98/2 sec, 9.56/9 sec, 19.76/20 sec, 213.23/213 sec, 1284.72/1285 sec, 1262.89/1263 sec, 540.3/540 sec, 502.07/502 sec, 605/605 sec, 451.94/452 sec, 354.58/355 sec, 272.88/273 sec, 442.93/443 sec, 312.02/312 sec, 350.98/351 sec, 1288.58/1288 sec, 429.5/430 sec, 74.34/74 sec )
[LOG] Nr of iterations: 53433 (4, 20, 295, 682, 567, 743, 768, 1803, 2286, 12118, 18310, 9414, 1, 2, 40, 14, 9, 13, 5, 385, 497, 2309, 2201, 947 )
[LOG] Total clause computation time: 2612.37/2625 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.3/0.3 sec, 0.41/0.41 sec, 0.55/0.55 sec, 1.07/1.07 sec, 5.26/5.26 sec, 11.07/11.07 sec, 121.15/121.15 sec, 711.69/711.69 sec, 783.73/783.73 sec, 150.52/150.52 sec, 207.29/207.29 sec, 64.01/64.01 sec, 40.57/40.57 sec, 25.33/25.33 sec, 23.24/23.24 sec, 70.39/70.39 sec, 68.41/68.41 sec, 118.69/118.69 sec, 134.22/134.22 sec, 57.28/57.28 sec, 17.08/17.08 sec )
[LOG] Total clause minimization time: 5780.36/5763 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.53/0.53 sec, 0.78/0.78 sec, 4.08/4.08 sec, 8.43/8.43 sec, 91.15/91.15 sec, 569.99/569.99 sec, 476.81/476.81 sec, 389.01/389.01 sec, 294.01/294.01 sec, 540.23/540.23 sec, 410.59/410.59 sec, 328.5/328.5 sec, 249.02/249.02 sec, 371.91/371.91 sec, 242.91/242.91 sec, 231.57/231.57 sec, 1149.26/1149.26 sec, 365.11/365.11 sec, 55.98/55.98 sec )
[LOG] Total clause size reduction: 8192397 --> 1169680 (990 --> 27, 5947 --> 150, 75558 --> 3134, 164802 --> 14247, 129614 --> 11206, 158788 --> 16861, 156468 --> 17798, 335172 --> 31394, 406730 --> 40733, 2035656 --> 269617, 3057603 --> 514426, 1562558 --> 213707, 3 --> 2, 5 --> 2, 172 --> 91, 62 --> 25, 43 --> 17, 72 --> 24, 19 --> 9, 4155 --> 754, 5621 --> 1217, 36598 --> 14720, 41962 --> 14021, 13799 --> 5498 )
[LOG] Average clause size reduction: 153.321 --> 21.8906 (247.5 --> 6.75, 297.35 --> 7.5, 256.129 --> 10.6237, 241.645 --> 20.89, 228.596 --> 19.7637, 213.712 --> 22.6931, 203.734 --> 23.1745, 185.897 --> 17.4121, 177.922 --> 17.8185, 167.986 --> 22.2493, 166.991 --> 28.0954, 165.982 --> 22.701, 3 --> 2, 2.5 --> 1, 4.3 --> 2.275, 4.42857 --> 1.78571, 4.77778 --> 1.88889, 5.53846 --> 1.84615, 3.8 --> 1.8, 10.7922 --> 1.95844, 11.3099 --> 2.44869, 15.8502 --> 6.37505, 19.065 --> 6.37029, 14.5713 --> 5.8057 )
[LOG] Overall execution time: 8423.9 sec CPU time.
[LOG] Overall execution time: 8429 sec real time.
Synthesis time: 8428.88 sec (Real time) / 8415.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.72 sec (Real time) / 3.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 374.79 sec (Real time) / 374.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 22441 9 37 1 22384
=====================  genbuf6b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9995.86 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.19 sec (Real time) / 9996.12 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9997.72 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9995.28 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9996.85 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9996.68 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9996.48 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9997.25 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9996.90 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9995.68 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9996.30 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 217 (37, 43, 30, 10, 24, 9, 21, 24, 2, 1, 13, 3 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 17765 --> 1330 (4788 --> 204, 5250 --> 247, 3219 --> 422, 981 --> 111, 2461 --> 165, 816 --> 53, 74 --> 38, 95 --> 45, 11 --> 3, 1 --> 0, 58 --> 37, 11 --> 5 )
[LOG] Average clause size reduction: 81.8664 --> 6.12903 (129.405 --> 5.51351, 122.093 --> 5.74419, 107.3 --> 14.0667, 98.1 --> 11.1, 102.542 --> 6.875, 90.6667 --> 5.88889, 3.52381 --> 1.80952, 3.95833 --> 1.875, 5.5 --> 1.5, 1 --> 0, 4.46154 --> 2.84615, 3.66667 --> 1.66667 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 312 5 23 1 279
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.93 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 474 new AND gates.
[LOG] Size before ABC: 612 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.89/1 sec (0.02/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.09/0 sec, 0.01/0 sec, 0.15/0 sec, 0.13/0 sec, 0.06/0 sec, 0.08/0 sec, 0.05/0 sec, 0.09/1 sec, 0.04/0 sec )
[LOG] Nr of iterations: 716 (65, 105, 81, 96, 61, 98, 10, 53, 70, 8, 18, 5, 45, 1 )
[LOG] Total clause computation time: 0.3/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.55/1 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 73489 --> 6756 (10688 --> 509, 16536 --> 1151, 11360 --> 1414, 12445 --> 1398, 7680 --> 589, 12222 --> 1089, 1089 --> 83, 347 --> 133, 610 --> 186, 62 --> 19, 99 --> 37, 12 --> 6, 338 --> 141, 1 --> 1 )
[LOG] Average clause size reduction: 102.638 --> 9.43575 (164.431 --> 7.83077, 157.486 --> 10.9619, 140.247 --> 17.4568, 129.635 --> 14.5625, 125.902 --> 9.65574, 124.714 --> 11.1122, 108.9 --> 8.3, 6.54717 --> 2.50943, 8.71429 --> 2.65714, 7.75 --> 2.375, 5.5 --> 2.05556, 2.4 --> 1.2, 7.51111 --> 3.13333, 1 --> 1 )
[LOG] Overall execution time: 0.93 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.30 sec (Real time) / 2.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 680 6 26 1 642
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 13.4 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1014 new AND gates.
[LOG] Size before ABC: 1345 AND gates.
[LOG] Size after ABC: 1014 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.27/14 sec (0.08/1 sec, 0.11/0 sec, 0.18/0 sec, 0.26/0 sec, 0.21/0 sec, 0.32/1 sec, 1.97/2 sec, 1.31/1 sec, 0.09/0 sec, 1.69/2 sec, 1.36/1 sec, 0.9/1 sec, 0.72/1 sec, 0.85/1 sec, 2.3/2 sec, 0.29/0 sec, 0.48/1 sec, 0.15/0 sec )
[LOG] Nr of iterations: 3210 (180, 206, 211, 300, 171, 281, 1052, 372, 7, 83, 112, 15, 9, 30, 10, 23, 146, 2 )
[LOG] Total clause computation time: 4.82/2 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.16/0.16 sec, 1.33/1.33 sec, 0.9/0.9 sec, 0.02/0.02 sec, 0.46/0.46 sec, 0.41/0.41 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.32/0.32 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 8.08/12 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.6/0.6 sec, 0.34/0.34 sec, 0/0 sec, 1.21/1.21 sec, 0.92/0.92 sec, 0.67/0.67 sec, 0.58/0.58 sec, 0.71/0.71 sec, 1.96/1.96 sec, 0.19/0.19 sec, 0.38/0.38 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 435092 --> 55933 (36874 --> 1801, 40590 --> 2048, 36750 --> 4165, 47840 --> 6909, 25670 --> 2328, 40320 --> 6501, 150293 --> 25218, 52311 --> 5705, 816 --> 29, 578 --> 231, 838 --> 356, 114 --> 28, 68 --> 17, 177 --> 56, 68 --> 21, 230 --> 53, 1553 --> 465, 2 --> 2 )
[LOG] Average clause size reduction: 135.543 --> 17.4246 (204.856 --> 10.0056, 197.039 --> 9.94175, 174.171 --> 19.7393, 159.467 --> 23.03, 150.117 --> 13.614, 143.488 --> 23.1352, 142.864 --> 23.9715, 140.621 --> 15.336, 116.571 --> 4.14286, 6.96386 --> 2.78313, 7.48214 --> 3.17857, 7.6 --> 1.86667, 7.55556 --> 1.88889, 5.9 --> 1.86667, 6.8 --> 2.1, 10 --> 2.30435, 10.637 --> 3.18493, 1 --> 1 )
[LOG] Overall execution time: 13.4 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.74 sec (Real time) / 13.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.50 sec (Real time) / 8.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 1260 7 30 1 1214
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 81.47 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 7555 new AND gates.
[LOG] Size before ABC: 11264 AND gates.
[LOG] Size after ABC: 7554 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 81.12/80 sec (0.01/0 sec, 0.02/0 sec, 0.88/1 sec, 0.32/0 sec, 0.48/1 sec, 0.41/0 sec, 2.43/3 sec, 4.14/4 sec, 5.89/6 sec, 6.06/6 sec, 3.67/4 sec, 4.85/4 sec, 6.96/6 sec, 4.19/5 sec, 3.48/3 sec, 3.2/3 sec, 8.84/9 sec, 12.37/13 sec, 8.12/8 sec, 4.8/4 sec )
[LOG] Nr of iterations: 8675 (2, 28, 1004, 191, 299, 220, 783, 1214, 1404, 763, 1, 2, 149, 19, 20, 17, 628, 1008, 588, 335 )
[LOG] Total clause computation time: 25.31/30 sec (0/0 sec, 0.01/0.01 sec, 0.45/0.45 sec, 0.21/0.21 sec, 0.28/0.28 sec, 0.25/0.25 sec, 1.78/1.78 sec, 2.49/2.49 sec, 3.61/3.61 sec, 4.24/4.24 sec, 1.08/1.08 sec, 1.71/1.71 sec, 1.36/1.36 sec, 0.73/0.73 sec, 0.7/0.7 sec, 0.51/0.51 sec, 1.78/1.78 sec, 2.01/2.01 sec, 1.17/1.17 sec, 0.94/0.94 sec )
[LOG] Total clause minimization time: 54.6/49 sec (0/0 sec, 0/0 sec, 0.41/0.41 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.58/0.58 sec, 1.49/1.49 sec, 2.12/2.12 sec, 1.67/1.67 sec, 2.54/2.54 sec, 3.08/3.08 sec, 5.51/5.51 sec, 3.41/3.41 sec, 2.74/2.74 sec, 2.64/2.64 sec, 7.01/7.01 sec, 10.29/10.29 sec, 6.9/6.9 sec, 3.85/3.85 sec )
[LOG] Total clause size reduction: 1076109 --> 129826 (276 --> 2, 7101 --> 293, 219657 --> 22600, 39710 --> 4016, 58408 --> 6779, 40953 --> 5080, 132158 --> 13727, 195293 --> 28441, 218868 --> 25203, 118110 --> 12545, 2 --> 1, 4 --> 2, 1855 --> 552, 106 --> 43, 131 --> 51, 77 --> 37, 9830 --> 2239, 22004 --> 3794, 7757 --> 2922, 3809 --> 1499 )
[LOG] Average clause size reduction: 124.047 --> 14.9655 (138 --> 1, 253.607 --> 10.4643, 218.782 --> 22.51, 207.906 --> 21.0262, 195.344 --> 22.6722, 186.15 --> 23.0909, 168.784 --> 17.5313, 160.867 --> 23.4275, 155.889 --> 17.9509, 154.797 --> 16.4417, 2 --> 1, 2 --> 1, 12.4497 --> 3.7047, 5.57895 --> 2.26316, 6.55 --> 2.55, 4.52941 --> 2.17647, 15.6529 --> 3.56529, 21.8294 --> 3.76389, 13.1922 --> 4.96939, 11.3701 --> 4.47463 )
[LOG] Overall execution time: 81.47 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.90 sec (Real time) / 82.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.79 sec (Real time) / 1.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 264.78 sec (Real time) / 264.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 7840 8 33 1 7790
=====================  genbuf5f5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9983.82 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.27 sec (Real time) / 9993.62 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9992.39 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 133.94 sec CPU time.
[LOG] Relation determinization time: 136 sec real time.
[LOG] Final circuit size: 6407 new AND gates.
[LOG] Size before ABC: 11033 AND gates.
[LOG] Size after ABC: 6406 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 133.75/134 sec (0/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0.07/1 sec, 0.02/0 sec, 3.4/3 sec, 34.79/35 sec, 10.45/10 sec, 9.14/9 sec, 9.58/10 sec, 10.74/11 sec, 9.08/9 sec, 12.15/12 sec, 28.06/28 sec, 6.22/6 sec )
[LOG] Nr of iterations: 11738 (16, 26, 68, 16, 100, 52, 5074, 4196, 2, 4, 5, 5, 6, 12, 1432, 724 )
[LOG] Total clause computation time: 65.85/71 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 1.92/1.92 sec, 20.76/20.76 sec, 5.7/5.7 sec, 7.7/7.7 sec, 5.46/5.46 sec, 6.57/6.57 sec, 3.59/3.59 sec, 7.72/7.72 sec, 4.7/4.7 sec, 1.63/1.63 sec )
[LOG] Total clause minimization time: 66.09/62 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 1.37/1.37 sec, 13.76/13.76 sec, 4.65/4.65 sec, 1.37/1.37 sec, 4.04/4.04 sec, 4.09/4.09 sec, 5.41/5.41 sec, 4.34/4.34 sec, 22.58/22.58 sec, 4.47/4.47 sec )
[LOG] Total clause size reduction: 1185747 --> 188176 (2745 --> 142, 4525 --> 304, 11524 --> 720, 2175 --> 115, 13266 --> 1287, 6375 --> 494, 629052 --> 100420, 486620 --> 73744, 5 --> 4, 8 --> 7, 14 --> 8, 15 --> 7, 17 --> 12, 56 --> 33, 21069 --> 8027, 8281 --> 2852 )
[LOG] Average clause size reduction: 101.018 --> 16.0314 (171.562 --> 8.875, 174.038 --> 11.6923, 169.471 --> 10.5882, 135.938 --> 7.1875, 132.66 --> 12.87, 122.596 --> 9.5, 123.976 --> 19.7911, 115.972 --> 17.5748, 2.5 --> 2, 2 --> 1.75, 2.8 --> 1.6, 3 --> 1.4, 2.83333 --> 2, 4.66667 --> 2.75, 14.713 --> 5.60545, 11.4378 --> 3.93923 )
[LOG] Overall execution time: 133.94 sec CPU time.
[LOG] Overall execution time: 136 sec real time.
Synthesis time: 135.32 sec (Real time) / 134.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.67 sec (Real time) / 1.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.95 sec (Real time) / 30.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 6626 7 28 1 6584
=====================  amba3c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9991.07 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Command terminated by signal 6
Synthesis time: 8994.61 sec (Real time) / 8989.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9994.38 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9993.60 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Command terminated by signal 6
Synthesis time: 6403.55 sec (Real time) / 6398.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9994.14 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 6
Synthesis time: 5878.80 sec (Real time) / 5874.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10c5y.aag =====================
Command terminated by signal 6
Synthesis time: 5335.29 sec (Real time) / 5330.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 502.1 sec CPU time.
[LOG] Relation determinization time: 507 sec real time.
[LOG] Final circuit size: 22416 new AND gates.
[LOG] Size before ABC: 40332 AND gates.
[LOG] Size after ABC: 22416 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 501.76/502 sec (0/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 8.7/9 sec, 79.94/80 sec, 38.17/38 sec, 31.84/32 sec, 35.67/36 sec, 37.25/37 sec, 31.45/31 sec, 37.74/38 sec, 150.58/151 sec, 50.24/50 sec )
[LOG] Nr of iterations: 21546 (13, 93, 77, 22, 49, 50, 9844, 4138, 4, 3, 8, 7, 11, 24, 5137, 2066 )
[LOG] Total clause computation time: 216.05/208 sec (0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 4.69/4.69 sec, 47.04/47.04 sec, 26.25/26.25 sec, 28.17/28.17 sec, 20.07/20.07 sec, 20.27/20.27 sec, 16.05/16.05 sec, 24.75/24.75 sec, 19.89/19.89 sec, 8.74/8.74 sec )
[LOG] Total clause minimization time: 278.33/287 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 3.76/3.76 sec, 32.48/32.48 sec, 11.73/11.73 sec, 3.52/3.52 sec, 15.46/15.46 sec, 16.84/16.84 sec, 15.26/15.26 sec, 12.83/12.83 sec, 125.54/125.54 sec, 40.88/40.88 sec )
[LOG] Total clause size reduction: 2001511 --> 329344 (2376 --> 57, 18032 --> 1520, 14212 --> 895, 3234 --> 147, 6864 --> 676, 6566 --> 414, 1309119 --> 207560, 517125 --> 77836, 10 --> 7, 10 --> 6, 24 --> 20, 13 --> 13, 48 --> 25, 109 --> 73, 91852 --> 29961, 31917 --> 10134 )
[LOG] Average clause size reduction: 92.8948 --> 15.2856 (182.769 --> 4.38462, 193.892 --> 16.3441, 184.571 --> 11.6234, 147 --> 6.68182, 140.082 --> 13.7959, 131.32 --> 8.28, 132.986 --> 21.0849, 124.97 --> 18.8101, 2.5 --> 1.75, 3.33333 --> 2, 3 --> 2.5, 1.85714 --> 1.85714, 4.36364 --> 2.27273, 4.54167 --> 3.04167, 17.8805 --> 5.83239, 15.4487 --> 4.90513 )
[LOG] Overall execution time: 502.1 sec CPU time.
[LOG] Overall execution time: 507 sec real time.
Synthesis time: 507.33 sec (Real time) / 505.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.03 sec (Real time) / 3.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 187.04 sec (Real time) / 186.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 22651 7 31 1 22605
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9996.41 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9994.68 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Command terminated by signal 6
Synthesis time: 9748.67 sec (Real time) / 9743.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4915.59 sec (Real time) / 4907.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4988.00 sec (Real time) / 4981.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9996.85 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9996.34 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 487.21 sec CPU time.
[LOG] Relation determinization time: 490 sec real time.
[LOG] Final circuit size: 11163 new AND gates.
[LOG] Size before ABC: 19631 AND gates.
[LOG] Size after ABC: 11163 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 486.86/487 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.14/0 sec, 0.02/0 sec, 9.02/9 sec, 124.81/125 sec, 47.17/47 sec, 34.13/34 sec, 32.19/32 sec, 40.48/41 sec, 48.5/48 sec, 35.9/36 sec, 93.48/94 sec, 20.92/21 sec )
[LOG] Nr of iterations: 20221 (84, 46, 43, 13, 188, 34, 9464, 6415, 8, 3, 3, 3, 25, 9, 2306, 1577 )
[LOG] Total clause computation time: 240.42/250 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.1/0.1 sec, 0.01/0.01 sec, 4.82/4.82 sec, 71.35/71.35 sec, 27.38/27.38 sec, 30.64/30.64 sec, 18.22/18.22 sec, 27.12/27.12 sec, 16.83/16.83 sec, 26.05/26.05 sec, 13.78/13.78 sec, 4.06/4.06 sec )
[LOG] Total clause minimization time: 241.52/233 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 3.92/3.92 sec, 53.04/53.04 sec, 19.64/19.64 sec, 3.31/3.31 sec, 13.8/13.8 sec, 13.19/13.19 sec, 31.49/31.49 sec, 9.67/9.67 sec, 76.86/76.86 sec, 16.55/16.55 sec )
[LOG] Total clause size reduction: 2131691 --> 336888 (15770 --> 913, 8460 --> 625, 7518 --> 470, 1812 --> 62, 26180 --> 2446, 4323 --> 409, 1230190 --> 190872, 782508 --> 121554, 24 --> 16, 10 --> 6, 6 --> 4, 9 --> 6, 88 --> 57, 38 --> 26, 34144 --> 13184, 20611 --> 6238 )
[LOG] Average clause size reduction: 105.42 --> 16.6603 (187.738 --> 10.869, 183.913 --> 13.587, 174.837 --> 10.9302, 139.385 --> 4.76923, 139.255 --> 13.0106, 127.147 --> 12.0294, 129.986 --> 20.1682, 121.981 --> 18.9484, 3 --> 2, 3.33333 --> 2, 2 --> 1.33333, 3 --> 2, 3.52 --> 2.28, 4.22222 --> 2.88889, 14.8066 --> 5.71726, 13.0698 --> 3.95561 )
[LOG] Overall execution time: 487.21 sec CPU time.
[LOG] Overall execution time: 490 sec real time.
Synthesis time: 489.56 sec (Real time) / 488.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.31 sec (Real time) / 2.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 69.71 sec (Real time) / 69.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 11390 7 31 1 11344
=====================  amba3f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.21 sec (Real time) / 9993.52 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.38 sec (Real time) / 9990.49 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 6
Synthesis time: 6604.69 sec (Real time) / 6596.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9995.18 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
