

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:47:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |       19|       19|         5|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    649|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    2640|    800|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|    1138|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    3778|   1526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       3|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  48| 2640| 800|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_291_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln28_10_fu_578_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_11_fu_582_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_12_fu_586_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_13_fu_590_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_14_fu_594_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_15_fu_598_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_1_fu_542_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_2_fu_546_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_3_fu_550_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_4_fu_554_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_5_fu_558_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_6_fu_562_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_7_fu_566_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_8_fu_570_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_9_fu_574_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_fu_538_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln26_fu_285_p2    |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 649|         523|         521|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_we0                   |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_138               |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   76|        152|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AB_addr_reg_735                   |   4|   0|    4|          0|
    |A_load_reg_741                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_1_fu_138                        |   5|   0|    5|          0|
    |mul_ln28_10_reg_866               |  32|   0|   32|          0|
    |mul_ln28_11_reg_876               |  32|   0|   32|          0|
    |mul_ln28_12_reg_886               |  32|   0|   32|          0|
    |mul_ln28_13_reg_896               |  32|   0|   32|          0|
    |mul_ln28_14_reg_906               |  32|   0|   32|          0|
    |mul_ln28_15_reg_916               |  32|   0|   32|          0|
    |mul_ln28_1_reg_776                |  32|   0|   32|          0|
    |mul_ln28_2_reg_786                |  32|   0|   32|          0|
    |mul_ln28_3_reg_796                |  32|   0|   32|          0|
    |mul_ln28_4_reg_806                |  32|   0|   32|          0|
    |mul_ln28_5_reg_816                |  32|   0|   32|          0|
    |mul_ln28_6_reg_826                |  32|   0|   32|          0|
    |mul_ln28_7_reg_836                |  32|   0|   32|          0|
    |mul_ln28_8_reg_846                |  32|   0|   32|          0|
    |mul_ln28_9_reg_856                |  32|   0|   32|          0|
    |mul_ln28_reg_766                  |  32|   0|   32|          0|
    |tmp_10_reg_871                    |  32|   0|   32|          0|
    |tmp_11_reg_881                    |  32|   0|   32|          0|
    |tmp_12_reg_891                    |  32|   0|   32|          0|
    |tmp_1_reg_781                     |  32|   0|   32|          0|
    |tmp_25_reg_901                    |  32|   0|   32|          0|
    |tmp_26_reg_911                    |  32|   0|   32|          0|
    |tmp_2_reg_791                     |  32|   0|   32|          0|
    |tmp_3_reg_801                     |  32|   0|   32|          0|
    |tmp_4_reg_811                     |  32|   0|   32|          0|
    |tmp_5_reg_821                     |  32|   0|   32|          0|
    |tmp_6_reg_831                     |  32|   0|   32|          0|
    |tmp_7_reg_841                     |  32|   0|   32|          0|
    |tmp_8_reg_851                     |  32|   0|   32|          0|
    |tmp_9_reg_861                     |  32|   0|   32|          0|
    |tmp_s_reg_771                     |  32|   0|   32|          0|
    |trunc_ln28_reg_761                |  32|   0|   32|          0|
    |AB_addr_reg_735                   |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1138|  32| 1078|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------+-----+-----+------------+----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|zext_ln23      |   in|    6|     ap_none|                   zext_ln23|        scalar|
|AB_address0    |  out|    4|   ap_memory|                          AB|         array|
|AB_ce0         |  out|    1|   ap_memory|                          AB|         array|
|AB_we0         |  out|   64|   ap_memory|                          AB|         array|
|AB_d0          |  out|  512|   ap_memory|                          AB|         array|
|AB_address1    |  out|    4|   ap_memory|                          AB|         array|
|AB_ce1         |  out|    1|   ap_memory|                          AB|         array|
|AB_q1          |   in|  512|   ap_memory|                          AB|         array|
|tempB_a        |   in|   32|     ap_none|                     tempB_a|        scalar|
|tempB_a_1      |   in|   32|     ap_none|                   tempB_a_1|        scalar|
|tmp_13         |   in|   32|     ap_none|                      tmp_13|        scalar|
|tmp_14         |   in|   32|     ap_none|                      tmp_14|        scalar|
|tmp_15         |   in|   32|     ap_none|                      tmp_15|        scalar|
|tmp_16         |   in|   32|     ap_none|                      tmp_16|        scalar|
|tmp_17         |   in|   32|     ap_none|                      tmp_17|        scalar|
|tmp_18         |   in|   32|     ap_none|                      tmp_18|        scalar|
|tmp_19         |   in|   32|     ap_none|                      tmp_19|        scalar|
|tmp_20         |   in|   32|     ap_none|                      tmp_20|        scalar|
|tmp_21         |   in|   32|     ap_none|                      tmp_21|        scalar|
|tmp_22         |   in|   32|     ap_none|                      tmp_22|        scalar|
|tmp_23         |   in|   32|     ap_none|                      tmp_23|        scalar|
|tmp_24         |   in|   32|     ap_none|                      tmp_24|        scalar|
|trunc_ln145_2  |   in|   32|     ap_none|               trunc_ln145_2|        scalar|
|trunc_ln145_3  |   in|   32|     ap_none|               trunc_ln145_3|        scalar|
|A_address0     |  out|   10|   ap_memory|                           A|         array|
|A_ce0          |  out|    1|   ap_memory|                           A|         array|
|A_q0           |   in|   32|   ap_memory|                           A|         array|
+---------------+-----+-----+------------+----------------------------+--------------+

