/*
 * Copyright 2018-2020 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef __DT_BINDINGS_S32G274_PINCTRL_H__
#define __DT_BINDINGS_S32G274_PINCTRL_H__
/* Reference manuals used to build this pinctrl table */
/* RM S32G2xx - Rev1 Draft F
*/

/*
 * Use to set PAD control
 */
#include "s32-gen1-pinctrl.h"

/* UART configuration */
#define PAD_CTL_UART_TX		(PAD_CTL_SRE_100MHZ | PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL2)
#define PAD_CTL_UART_RX_MSCR    (PAD_CTL_IBE)
#define PAD_CTL_UART_RX_IMCR    (PAD_CTL_SRC_SIG_SEL4)

/* CAN configuration */
#define PAD_CTL_CAN_TX_MSCRx		(PAD_CTL_SRE_100MHZ | PAD_CTL_OBE)
#define PAD_CTL_CAN_RX_MSCR		(PAD_CTL_IBE)
#define PAD_CTL_CAN_RX_IMCR		(PAD_CTL_SRC_SIG_SEL2)

/* USDHC configuration  */
#define PAD_CTL_USDHC_BASE      (PAD_CTL_SRE_208MHZ | PAD_CTL_OBE | \
				 PAD_CTL_PUE | PAD_CTL_PUS | PAD_CTL_IBE)

#define PAD_CTL_USDHC		(PAD_CTL_USDHC_BASE | PAD_CTL_SRC_SIG_SEL1)


/* QSPI configuration  */
#define PAD_CTL_QSPI_BASE		(PAD_CTL_SRE_208MHZ | PAD_CTL_OBE | \
					 PAD_CTL_IBE)
#define PAD_CTL_QSPI_CLK_BASE		(PAD_CTL_SRE_208MHZ | PAD_CTL_OBE)
#define PAD_CTL_QSPI_CK2_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_A_SCK_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_SCK_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_CS0_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_CS0_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_CS1_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_CS1_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_DQS		(PAD_CTL_SRE_208MHZ | \
					 PAD_CTL_IBE | PAD_CTL_OBE | \
					 PAD_CTL_PUE)
#define PAD_CTL_QSPI_A_DATA0_7    (PAD_CTL_QSPI_BASE | PAD_CTL_SRC_SIG_SEL1)
#define PAD_CTL_QSPI_B_DATA0_7    (PAD_CTL_QSPI_BASE | PAD_CTL_SRC_SIG_SEL2)

/* EIRQ configuration */
#define PAD_CTL_EIRQ_2			PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_EIRQ_3			PAD_CTL_SRC_SIG_SEL3

/* I2C0 - Serial Data Input */
#define PAD_CTL_I2C0_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C0_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C0 - Serial Clock Input */
#define  PAD_CTL_I2C0_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C0_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C1 - Serial Data Input */
#define PAD_CTL_I2C1_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C1_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C1 - Serial Clock Input */
#define  PAD_CTL_I2C1_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C1_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C2 - Serial Data Input */
#define PAD_CTL_I2C2_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C2_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C2 - Serial Clock Input */
#define  PAD_CTL_I2C2_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C2_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C3 - Serial Data Input */
#define PAD_CTL_I2C3_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL2 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C3_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL4)

/* I2C3 - Serial Clock Input */
#define  PAD_CTL_I2C3_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL4 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C3_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL3)

/* I2C4 - Serial Data Input */
#define PAD_CTL_I2C4_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C4_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL3)

/* I2C4 - Serial Clock Input */
#define  PAD_CTL_I2C4_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL2 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C4_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL3)

/* ENET CFG1 */
#define PAD_CTL_ENET_CFG1	(PAD_CTL_PUE | PAD_CTL_PUS | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG2 */
#define PAD_CTL_ENET_CFG2	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG3 */
#define PAD_CTL_ENET_CFG3	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_IBE | \
				PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG4 */
#define PAD_CTL_ENET_CFG4	(PAD_CTL_SRE_208MHZ | PAD_CTL_IBE)

/* SPI 0 */
#define PAD_CTL_SPI_MSCR_CSx	(PAD_CTL_OBE | PAD_CTL_PUE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI0_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI0_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI0_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI0_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 1 */
#define PAD_CTL_SPI1_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL3)

#define PAD_CTL_SPI1_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL2)

#define PAD_CTL_SPI1_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI1_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 4 */
#define PAD_CTL_SPI4_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL4)

#define PAD_CTL_SPI4_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL4)

#define PAD_CTL_SPI4_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI4_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 5 */
#define PAD_CTL_SPI5_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL3)

#define PAD_CTL_SPI5_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL3)

#define PAD_CTL_SPI5_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI5_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* USB Configurations */
#define PAD_CTL_USB_DATA_MSCR	(PAD_CTL_OBE | \
				 PAD_CTL_IBE | \
				 PAD_CTL_SRC_SIG_SEL1)
#define PAD_CTL_USB_IN_MSCR	(PAD_CTL_IBE)

/* FlexTimer configuration */
#define PAD_CTL_FTM_CH_MSCR	(PAD_CTL_OBE | PAD_CTL_IBE)

/* UART configuration */
#define S32_GEN1_PAD_PK15__UART0_TXD_OUT     175  PAD_CTL_UART_TX
#define S32_GEN1_PAD_PL00__UART0_RXD_OUT     176  PAD_CTL_UART_RX_MSCR
#define S32_GEN1_PAD_PL00__UART0_RXD_IN      512  PAD_CTL_UART_RX_IMCR

/* CAN configuration */
/* Note for S32G CAN1-CAN15 LLCE CAN SSS=1
 * For CAN0 LLCE CAN SSS=2
 */
/* CAN0 configuration */
/* EVB Board, Output on PROC Board, J79 */
#define S32_GEN1_PAD_PC12__CAN0_TXD        44   (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PC11__CAN0_RXD_OUT    43   PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PC11__CAN0_RXD_IN     513  PAD_CTL_CAN_RX_IMCR

/* CAN0 RDB configuration */
#define S32_GEN1_PAD_PB01__CAN0_TXD			17	\
	(PAD_CTL_CAN_TX_MSCRx | PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB02__CAN0_RXD_OUT		18	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PB02__CAN0_RXD_IN		513	PAD_CTL_SRC_SIG_SEL3

/* CAN1 RDB configuration */
#define S32_GEN1_PAD_PB03__CAN1_TXD			19	\
	(PAD_CTL_CAN_TX_MSCRx | PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB04__CAN1_RXD_OUT		20	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PB04__CAN1_RXD_IN		631	PAD_CTL_CAN_RX_IMCR

/* CAN2 configuration */
/* EVB Board, Output on Platform Board, J19 */
#define S32_GEN1_PAD_PB11__CAN2_TXD         27  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB12__CAN2_RXD_OUT     28  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PB12__CAN2_RXD_IN     632  PAD_CTL_CAN_RX_IMCR

/* CAN3 configuration */
/* EVB Board, Output on Platform Board, J20 */
#define S32_GEN1_PAD_PB9__CAN3_TXD          25  (PAD_CTL_CAN_TX_MSCRx | \
						PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB10__CAN3_RXD_OUT     26  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PB10__CAN3_RXD_IN     633  PAD_CTL_CAN_RX_IMCR

/* uSDHC configuration */
#define S32_GEN1_PAD_PC14__USDHC_CLK_OUT     46  PAD_CTL_USDHC

#define S32_GEN1_PAD_PC15__USDHC_CMD_OUT     47  PAD_CTL_USDHC
#define S32_GEN1_PAD_PC15__USDHC_CMD_IN      515 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD0__USDHC_DAT0_OUT     48  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD0__USDHC_DAT0_IN      516 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD1__USDHC_DAT1_OUT     49  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD1__USDHC_DAT1_IN      517 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD2__USDHC_DAT2_OUT     50  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD2__USDHC_DAT2_IN      520 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD3__USDHC_DAT3_OUT     51  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD3__USDHC_DAT3_IN      521 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD4__USDHC_DAT4_OUT     52  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD4__USDHC_DAT4_IN      522 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD5__USDHC_DAT5_OUT     53  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD5__USDHC_DAT5_IN      523 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD6__USDHC_DAT6_OUT     54  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD6__USDHC_DAT6_IN      519 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD7__USDHC_DAT7_OUT     55  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD7__USDHC_DAT7_IN      518 PAD_CTL_SRC_SIG_SEL2

/* QSPI configuration */
/* Note as-is DQS not enabled OR PAD_CTL_QSPI_A_DQS to enable */
#define S32_GEN1_PAD_PF13__QSPI_A_DQS        548 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD4__QSPI_B_DQS         558 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PF5__QSPI_A_DATA0_IN    540 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF5__QSPI_A_DATA0_OUT   85  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF6__QSPI_A_DATA1_IN    541 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF6__QSPI_A_DATA1_OUT   86  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF7__QSPI_A_DATA2_IN    542 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF7__QSPI_A_DATA2_OUT   87 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF8__QSPI_A_DATA3_IN    543 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF8__QSPI_A_DATA3_OUT   88  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF9__QSPI_A_DATA4_IN    544 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF9__QSPI_A_DATA4_OUT   89 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF10__QSPI_A_DATA5_IN   545 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF10__QSPI_A_DATA5_OUT  90 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF11__QSPI_A_DATA6_IN   546 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF11__QSPI_A_DATA6_OUT  91 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF12__QSPI_A_DATA7_IN   547 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF12__QSPI_A_DATA7_OUT  92 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PC14__QSPI_B_DATA0_IN   552 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PC14__QSPI_B_DATA0_OUT  46 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD3__QSPI_B_DATA1_IN    554 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD3__QSPI_B_DATA1_OUT   51 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD9__QSPI_B_DATA2_IN    551 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD9__QSPI_B_DATA2_OUT   57 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PC15__QSPI_B_DATA3_IN   553 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PC15__QSPI_B_DATA3_OUT  47 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD2__QSPI_B_DATA4_IN    557 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD2__QSPI_B_DATA4_OUT   50 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD8__QSPI_B_DATA5_IN    550 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD8__QSPI_B_DATA5_OUT   56 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD10__QSPI_B_DATA6_IN   556 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD10__QSPI_B_DATA6_OUT  58 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD5__QSPI_B_DATA7_IN    555 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD5__QSPI_B_DATA7_OUT   53 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PG5__QSPI_A_CS1         92  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_CS1_MUX)
#define S32_GEN1_PAD_PD1__QSPI_B_CS1         93  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_CS1_MUX)

#define S32_GEN1_PAD_PG4__QSPI_A_CS0         100 (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_CS0_MUX)
#define S32_GEN1_PAD_PG0__QSPI_A_SCK         96  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_SCK_MUX)

#define S32_GEN1_PAD_PD0__QSPI_B_CS0         48  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_CS0_MUX)
#define S32_GEN1_PAD_PD6__QSPI_B_SCK         54  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_SCK_MUX)

#define S32_GEN1_PAD_PG2__QSPI_CK2           98  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_CK2_MUX)

/* I2C configuration */
#define S32_GEN1_PAD_PB0__I2C0_DATA_OUT      16  PAD_CTL_I2C0_MSCR_SDA
#define S32_GEN1_PAD_PB0__I2C0_DATA_IN       565 PAD_CTL_I2C0_IMCR_SDA

#define S32_GEN1_PAD_PB1__I2C0_SCLK_OUT      17  PAD_CTL_I2C0_MSCR_SCLK
#define S32_GEN1_PAD_PB1__I2C0_SCLK_IN       566 PAD_CTL_I2C0_IMCR_SCLK

#define S32_GEN1_PAD_PB4__I2C1_DATA_OUT      20  PAD_CTL_I2C1_MSCR_SDA
#define S32_GEN1_PAD_PB4__I2C1_DATA_IN       718 PAD_CTL_I2C1_IMCR_SDA

#define S32_GEN1_PAD_PB3__I2C1_SCLK_OUT      19  PAD_CTL_I2C1_MSCR_SCLK
#define S32_GEN1_PAD_PB3__I2C1_SCLK_IN       717 PAD_CTL_I2C1_IMCR_SCLK

#define S32_GEN1_PAD_PB6__I2C2_DATA_OUT      22  PAD_CTL_I2C2_MSCR_SDA
#define S32_GEN1_PAD_PB6__I2C2_DATA_IN       720 PAD_CTL_I2C2_IMCR_SDA

#define S32_GEN1_PAD_PB5__I2C2_SCLK_OUT      21  PAD_CTL_I2C2_MSCR_SCLK
#define S32_GEN1_PAD_PB5__I2C2_SCLK_IN       719 PAD_CTL_I2C2_IMCR_SCLK

#define S32_GEN1_PAD_PB13__I2C3_DATA_OUT     29  PAD_CTL_I2C3_MSCR_SDA
#define S32_GEN1_PAD_PB13__I2C3_DATA_IN      722 PAD_CTL_I2C3_IMCR_SDA

#define S32_GEN1_PAD_PB14__I2C3_SCLK_OUT     30  PAD_CTL_I2C3_MSCR_SCLK
#define S32_GEN1_PAD_PB14__I2C3_SCLK_IN      721 PAD_CTL_I2C3_IMCR_SCLK

#define S32_GEN1_PAD_PC1__I2C4_DATA_OUT      33  PAD_CTL_I2C4_MSCR_SDA
#define S32_GEN1_PAD_PC1__I2C4_DATA_IN       724 PAD_CTL_I2C4_IMCR_SDA

#define S32_GEN1_PAD_PC2__I2C4_SCLK_OUT      34  PAD_CTL_I2C4_MSCR_SCLK
#define S32_GEN1_PAD_PC2__I2C4_SCLK_IN       723 PAD_CTL_I2C4_IMCR_SCLK

/* GMAC configuration */
#define S32_GEN1_PAD_PD12__GMAC0_MDC		60  PAD_CTL_ENET_CFG2

#define S32_GEN1_PAD_PD13__GMAC0_MDIO_OUT         61  PAD_CTL_ENET_CFG3
#define S32_GEN1_PAD_PD13__GMAC0_MDIO_IN          527 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE2__GMAC0_TXCLK_OUT         66  PAD_CTL_ENET_CFG1
#define S32_GEN1_PAD_PE2__GMAC0_TXCLK_IN          538 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE8__GMAC0_RXCLK_OUT         72  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE8__GMAC0_RXCLK_IN          529 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE10__GMAC0_RX_D0_OUT        74  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE10__GMAC0_RX_D0_IN         531 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE11__GMAC0_RX_D1_OUT        75  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE11__GMAC0_RX_D1_IN         532 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE12__GMAC0_RX_D2_OUT        76  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE12__GMAC0_RX_D2_IN         533 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE13__GMAC0_RX_D3_OUT        77  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE13__GMAC0_RX_D3_IN         534 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE9__GMAC0_RX_DV_OUT          73  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE9__GMAC0_RX_DV_IN           530 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE4__GMAC0_TX_D0_OUT	    68	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE5__GMAC0_TX_D1_OUT	    69	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE6__GMAC0_TX_D2_OUT	    70	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE7__GMAC0_TX_D3_OUT	    71	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE3__GMAC0_TX_EN_OUT	    67	PAD_CTL_ENET_CFG2

/* PFE_EMAC_1 configuration */
#define PAD_CTL_PFE1_CFG1	(PAD_CTL_PUE | PAD_CTL_PUS | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL2)

#define PAD_CTL_PFE1_CFG2	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL2)

#define PAD_CTL_PFE1_CFG3	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_IBE | \
				PAD_CTL_SRC_SIG_SEL2)

#define PAD_CTL_PFE1_CFG4	(PAD_CTL_SRE_208MHZ | PAD_CTL_IBE)

#define PAD_CTL_PFE1_CFG5	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL3)

#define S32_G274_PAD_PD12__PFE1_MDC		60  PAD_CTL_PFE1_CFG2

#define S32_G274_PAD_PD13__PFE1_MDIO_OUT	61  PAD_CTL_PFE1_CFG3
#define S32_G274_PAD_PD13__PFE1_MDIO_IN		857 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE2__PFE1_TXCLK_OUT	66  PAD_CTL_PFE1_CFG1
#define S32_G274_PAD_PE2__PFE1_TXCLK_IN		866 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE8__PFE1_RXCLK_OUT	72  PAD_CTL_PFE1_CFG4
#define S32_G274_PAD_PE8__PFE1_RXCLK_IN		859 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE10__PFE1_RX_D0_OUT	74  PAD_CTL_PFE1_CFG4
#define S32_G274_PAD_PE10__PFE1_RX_D0_IN	861 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE11__PFE1_RX_D1_OUT	75  PAD_CTL_PFE1_CFG4
#define S32_G274_PAD_PE11__PFE1_RX_D1_IN	862 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE12__PFE1_RX_D2_OUT	76  PAD_CTL_PFE1_CFG4
#define S32_G274_PAD_PE12__PFE1_RX_D2_IN	863 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE13__PFE1_RX_D3_OUT	77  PAD_CTL_PFE1_CFG4
#define S32_G274_PAD_PE13__PFE1_RX_D3_IN	864 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE9__PFE1_RX_DV_OUT	73  PAD_CTL_PFE1_CFG4
#define S32_G274_PAD_PE9__PFE1_RX_DV_IN		865 PAD_CTL_SRC_SIG_SEL2

#define S32_G274_PAD_PE4__PFE1_TX_D0_OUT	68  PAD_CTL_PFE1_CFG2
#define S32_G274_PAD_PE5__PFE1_TX_D1_OUT	69  PAD_CTL_PFE1_CFG2
#define S32_G274_PAD_PE6__PFE1_TX_D2_OUT	70  PAD_CTL_PFE1_CFG2
#define S32_G274_PAD_PE7__PFE1_TX_D3_OUT	71  PAD_CTL_PFE1_CFG5
#define S32_G274_PAD_PE3__PFE1_TX_EN_OUT	67  PAD_CTL_PFE1_CFG2

/* SPI 0 */
#define S32_GEN1_PAD_PA15__SPI0_SOUT_OUT	15	PAD_CTL_SPI0_MSCR_SOUT
#define S32_GEN1_PAD_PA14__SPI0_SIN_OUT		14	PAD_CTL_SPI0_MSCR_SIN
#define S32_GEN1_PAD_PA14__SPI0_SIN_IN		982	PAD_CTL_SPI0_IMCR_SIN
#define S32_GEN1_PAD_PA13__SPI0_SCK_OUT		13	PAD_CTL_SPI0_MSCR_SCK
#define S32_GEN1_PAD_PB0__SPI0_CS0_OUT		16	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL2)

/* SPI 1 */
#define S32_GEN1_PAD_PA6__SPI1_SOUT_OUT		6	PAD_CTL_SPI1_MSCR_SOUT
#define S32_GEN1_PAD_PF15__SPI1_SIN_OUT		95	PAD_CTL_SPI1_MSCR_SIN
#define S32_GEN1_PAD_PF15__SPI1_SIN_IN		987	PAD_CTL_SPI1_IMCR_SIN
#define S32_GEN1_PAD_PA8__SPI1_SCK_OUT		8	PAD_CTL_SPI1_MSCR_SCK
#define S32_GEN1_PAD_PA7__SPI1_CS0_OUT		7	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL2)

/* SPI 4 */
#define S32_GEN1_PAD_PB9__SPI4_SOUT_OUT		25	PAD_CTL_SPI4_MSCR_SOUT
#define S32_GEN1_PAD_PC10__SPI4_SIN_OUT		42	PAD_CTL_SPI4_MSCR_SIN
#define S32_GEN1_PAD_PC10__SPI4_SIN_IN		1002	PAD_CTL_SPI4_IMCR_SIN
#define S32_GEN1_PAD_PC9__SPI4_SCK_OUT		41	PAD_CTL_SPI4_MSCR_SCK
#define S32_GEN1_PAD_PB10__SPI4_CS0_OUT		26	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL2)

/* SPI 5 */
#define S32_GEN1_PAD_PA11__SPI5_SOUT_OUT	11	PAD_CTL_SPI5_MSCR_SOUT
#define S32_GEN1_PAD_PA10__SPI5_SIN_OUT		10	PAD_CTL_SPI5_MSCR_SIN
#define S32_GEN1_PAD_PA10__SPI5_SIN_IN		1007	PAD_CTL_SPI5_IMCR_SIN
#define S32_GEN1_PAD_PA9__SPI5_SCK_OUT		9	PAD_CTL_SPI5_MSCR_SCK
#define S32_GEN1_PAD_PA12__SPI5_CS0_OUT		12	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL3)
/* USB */
#define S32_GEN1_PAD_PD14__USB_ULPI_DATA_O0	62	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PD14__USB_ULPI_DATA_I0_IN	896	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PD15__USB_ULPI_DATA_O1	63	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PD15__USB_ULPI_DATA_I1_IN	897	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PE0__USB_ULPI_DATA_O2	64	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PE0__USB_ULPI_DATA_I2_IN	898	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PE1__USB_ULPI_DATA_O3	65	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PE1__USB_ULPI_DATA_I3_IN	899	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PL12__USB_ULPI_DATA_O4	188	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PL12__USB_ULPI_DATA_I4_IN	900	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PL13__USB_ULPI_DATA_O5	189	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PL13__USB_ULPI_DATA_I5_IN	901	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PL14__USB_ULPI_DATA_O6	190	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PL14__USB_ULPI_DATA_I6_IN	902	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PH0__USB_ULPI_DATA_O7	112	PAD_CTL_USB_DATA_MSCR
#define S32_GEN1_PAD_PH0__USB_ULPI_DATA_I7_IN	903	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PL8__USB_ULPI_CLK_OUT	184	PAD_CTL_USB_IN_MSCR
#define S32_GEN1_PAD_PL8__USB_ULPI_CLK_IN	895	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PL9__USB_ULPI_DIR_OUT	185	PAD_CTL_USB_IN_MSCR
#define S32_GEN1_PAD_PL9__USB_ULPI_DIR_IN	904	(PAD_CTL_SRC_SIG_SEL2)

#define S32_GEN1_PAD_PL10__USB_ULPI_STP		186	(PAD_CTL_OBE | \
							 PAD_CTL_SRC_SIG_SEL1)

#define S32_GEN1_PAD_PL11__USB_ULPI_NXT_OUT	187	PAD_CTL_USB_IN_MSCR
#define S32_GEN1_PAD_PL11__USB_ULPI_NXT_IN	905	(PAD_CTL_SRC_SIG_SEL2)

/* FlexTimer */
#define S32_GEN1_PAD_PA_06__FTM1_CH2_O		6	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PA_06__FTM1_CH2_I		667	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_07__FTM1_CH3_O		7	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PA_07__FTM1_CH3_I		668	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_08__FTM1_CH0_O		8	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PA_08__FTM1_CH0_I		665	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_09__FTM0_CH1_O		9	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_09__FTM0_CH1_I		656	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_11__FTM0_CH3_O		11	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_11__FTM0_CH3_I		658	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_12__FTM0_CH4_O		12	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_12__FTM0_CH4_I		659	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_13__FTM0_EXT_CLK	661	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PA_14__FTM1_CH0_O		14	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PA_14__FTM1_CH0_I		665	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PA_15__FTM0_CH4_O		15	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PA_15__FTM0_CH4_I		659	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_00__FTM0_CH5_O		16	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_00__FTM0_CH5_I		660	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_01__FTM0_CH0_O		17	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_01__FTM0_CH0_I		655	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_02__FTM0_CH2_O		18	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_02__FTM0_CH2_I		657	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_03__FTM1_CH0_O		19	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_03__FTM1_CH0_I		665	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PB_04__FTM1_CH2_O		20	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_04__FTM1_CH2_I		667	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_09__FTM0_CH3_O		25	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_09__FTM0_CH3_I		658	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_10__FTM0_CH2_O		26	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PB_10__FTM0_CH2_I		657	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_11__FTM1_EXT_CLK	671	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_12__FTM1_CH1_O		28	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_12__FTM1_CH1_I		666	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PB_13__FTM1_CH2_O		29	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_13__FTM1_CH2_I		667	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PB_14__FTM1_CH3_I		668	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PB_15__FTM1_CH3_O		31	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PC_00__FTM1_CH4_O		32	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PC_00__FTM1_CH4_I		669	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PC_09__FTM0_CH4_O		41	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PC_09__FTM0_CH4_I		659	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PC_10__FTM0_CH5_O		42	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PC_10__FTM0_CH5_I		660	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PD_15__FTM1_EXT_CLK	671	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PE_00__FTM1_CH1_O		64	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PE_00__FTM1_CH1_I		666	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PE_01__FTM1_CH2_O		65	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PE_01__FTM1_CH2_I		667	(PAD_CTL_SRC_SIG_SEL5)
#define S32_GEN1_PAD_PE_14__FTM0_CH1_O		78	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PE_14__FTM0_CH1_I		656	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PF_00__FTM1_CH5_O		80	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PF_00__FTM1_CH5_I		670	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PF_15__FTM1_CH1_O		95	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PF_15__FTM1_CH1_I		666	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PH_00__FTM1_CH3_O		112	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PH_00__FTM1_CH3_I		668	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PH_03__FTM0_CH5_I		660	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PH_04__FTM0_CH0_O		116	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PH_04__FTM0_CH0_I		655	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PH_04__FTM0_EXT_CLK	661	(PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PH_06__FTM0_CH4_O		118	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PH_06__FTM0_CH4_I		659	(PAD_CTL_SRC_SIG_SEL5)
#define S32_GEN1_PAD_PJ_01__FTM0_PHA		662	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PJ_05__FTM0_PHB		663	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PJ_07__FTM0_CH0_O		151	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PJ_07__FTM0_CH0_I		655	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PJ_08__FTM0_EXT_CLK	661	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PJ_12__FTM1_PHA		672	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PJ_14__FTM1_PHB		673	(PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PK_07__FTM0_CH0_O		167	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PK_07__FTM0_CH0_I		655	(PAD_CTL_SRC_SIG_SEL5)
#define S32_GEN1_PAD_PK_11__FTM0_CH2_O		171	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PK_11__FTM0_CH2_I		657	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PK_13__FTM0_CH3_O		173	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PK_13__FTM0_CH3_I		658	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PL_01__FTM0_CH1_O		177	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PL_01__FTM0_CH1_I		656	(PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PL_02__FTM0_CH2_O		178	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PL_02__FTM0_CH2_I		657	(PAD_CTL_SRC_SIG_SEL5)
#define S32_GEN1_PAD_PL_04__FTM0_CH3_O		180	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL2)
#define S32_GEN1_PAD_PL_04__FTM0_CH3_I		658	(PAD_CTL_SRC_SIG_SEL5)
#define S32_GEN1_PAD_PL_05__FTM0_CH4_O		181	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PL_05__FTM0_CH4_I		659	(PAD_CTL_SRC_SIG_SEL6)
#define S32_GEN1_PAD_PL_12__FTM1_CH0_O		188	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PL_12__FTM1_CH0_I		665	(PAD_CTL_SRC_SIG_SEL5)
#define S32_GEN1_PAD_PL_14__FTM1_CH4_O		190	(PAD_CTL_FTM_CH_MSCR | \
							 PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PL_14__FTM1_CH4_I		669	(PAD_CTL_SRC_SIG_SEL3)

/* SIUL2 GPIOs */
/* Note some GPIO pads are input only and their name reflects this limitation */
#define S32_GEN1_PAD_PA0__SIUL_GPIO0	 0	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA1__SIUL_GPIO1	 1	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA2__SIUL_GPIO2	 2	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA3__SIUL_GPIO3	 3	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA4__SIUL_GPIO4	 4	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA5__SIUL_GPIO5	 5	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA6__SIUL_GPIO6	 6	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA7__SIUL_GPIO7	 7	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA8__SIUL_GPIO8	 8	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA9__SIUL_GPIO9	 9	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA10__SIUL_GPI10	 10	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA11__SIUL_GPIO11	 11	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA12__SIUL_GPIO12	 12	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA13__SIUL_GPIO13	 13	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA14__SIUL_GPIO14	 14	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA15__SIUL_GPIO15	 15	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB0__SIUL_GPIO16	 16	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB1__SIUL_GPIO17	 17	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB2__SIUL_GPIO18	 18	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB3__SIUL_GPIO19	 19	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB4__SIUL_GPIO20	 20	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB5__SIUL_GPIO21	 21	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB6__SIUL_GPIO22	 22	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB7__SIUL_GPIO23	 23	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB8__SIUL_GPIO24	 24	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB9__SIUL_GPIO25	 25	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB10__SIUL_GPIO26	 26	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB11__SIUL_GPIO27	 27	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB12__SIUL_GPIO28	 28	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB13__SIUL_GPIO29	 29	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB14__SIUL_GPIO30	 30	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB15__SIUL_GPIO31	 31	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC0__SIUL_GPIO32	 32	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC1__SIUL_GPIO33	 33	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC2__SIUL_GPIO34	 34	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC3__SIUL_GPIO35	 35	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC4__SIUL_GPI36	 36	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC5__SIUL_GPIO37	 37	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC6__SIUL_GPIO38	 38	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC7__SIUL_GPIO39	 39	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC8__SIUL_GPIO40	 40	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC9__SIUL_GPIO41	 41	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC10__SIUL_GPIO42	 42	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC11__SIUL_GPI43	 43	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC12__SIUL_GPIO44	 44	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC13__SIUL_GPIO45	 45	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC14__SIUL_GPIO46	 46	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC15__SIUL_GPIO47	 47	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD0__SIUL_GPIO48	 48	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD1__SIUL_GPIO49	 49	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD2__SIUL_GPIO50	 50	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD3__SIUL_GPIO51	 51	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD4__SIUL_GPIO52	 52	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD5__SIUL_GPIO53	 53	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD6__SIUL_GPIO54	 54	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD7__SIUL_GPIO55	 55	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD8__SIUL_GPIO56	 56	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD9__SIUL_GPIO57	 57	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD10__SIUL_GPIO58	 58	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD11__SIUL_GPIO59	 59	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD12__SIUL_GPIO60	 60	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD13__SIUL_GPIO61	 61	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD14__SIUL_GPIO62	 62	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD15__SIUL_GPIO63	 63	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE0__SIUL_GPIO64	 64	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE1__SIUL_GPIO65	 65	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE2__SIUL_GPIO66	 66	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE3__SIUL_GPIO67	 67	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE4__SIUL_GPIO68	 68	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE5__SIUL_GPIO69	 69	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE6__SIUL_GPIO70	 70	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE7__SIUL_GPIO71	 71	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE8__SIUL_GPIO72	 72	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE9__SIUL_GPIO73	 73	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE10__SIUL_GPIO74	 74	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE11__SIUL_GPIO75	 75	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE12__SIUL_GPIO76	 76	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE13__SIUL_GPIO77	 77	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE14__SIUL_GPIO78	 78	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE15__SIUL_GPIO79	 79	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF0__SIUL_GPIO80	 80	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF1__SIUL_GPIO81	 81	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF2__SIUL_GPIO82	 82	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF3__SIUL_GPIO83	 83	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF4__SIUL_GPIO84	 84	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF5__SIUL_GPIO85	 85	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF6__SIUL_GPIO86	 86	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF7__SIUL_GPIO87	 87	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF8__SIUL_GPIO88	 88	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF9__SIUL_GPIO89	 89	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF10__SIUL_GPIO90	 90	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF11__SIUL_GPIO91	 91	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF12__SIUL_GPIO92	 92	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF13__SIUL_GPIO93	 93	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF14__SIUL_GPIO94	 94	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF15__SIUL_GPIO95	 95	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG0__SIUL_GPIO96	 96	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG1__SIUL_GPIO97	 97	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG2__SIUL_GPIO98	 98	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG3__SIUL_GPIO99	 99	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG4__SIUL_GPIO100	 100	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG5__SIUL_GPIO101	 101	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH0__SIUL_GPIO112	 112	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH1__SIUL_GPIO113	 113	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH2__SIUL_GPIO114	 114	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH3__SIUL_GPIO115	 115	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH4__SIUL_GPIO116	 116	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH5__SIUL_GPIO117	 117	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH6__SIUL_GPIO118	 118	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH7__SIUL_GPIO119	 119	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH8__SIUL_GPIO120	 120	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH9__SIUL_GPIO121	 121	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH10__SIUL_GPIO122	 122	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ0__SIUL_GPIO144	 144	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ2__SIUL_GPI146	 146	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ3__SIUL_GPIO147	 147	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ4__SIUL_GPI148	 148	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ5__SIUL_GPIO149	 149	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ6__SIUL_GPI150	 150	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ7__SIUL_GPIO151	 151	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ8__SIUL_GPI152	 152	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ9__SIUL_GPIO153	 153	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ10__SIUL_GPI154	 154	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ11__SIUL_GPIO155	 155	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ12__SIUL_GPI156	 156	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ13__SIUL_GPIO157	 157	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ14__SIUL_GPI158	 158	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ15__SIUL_GPIO159	 159	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK00__SIUL_GPI160	 160	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK01__SIUL_GPIO161	 161	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK02__SIUL_GPI162	 162	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK03__SIUL_GPIO163	 163	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK04__SIUL_GPI164	 164	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK05__SIUL_GPIO165	 165	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK06__SIUL_GPI166	 166	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK07__SIUL_GPIO167	 167	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK08__SIUL_GPI168	 168	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK09__SIUL_GPIO169	 169	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK10__SIUL_GPI170	 170	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK11__SIUL_GPIO171	 171	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK12__SIUL_GPI172	 172	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK13__SIUL_GPIO173	 173	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK14__SIUL_GPI174	 174	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK15__SIUL_GPIO175	 175	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL0__SIUL_GPIO176	 176	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL1__SIUL_GPI177	 177	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL3__SIUL_GPI179	 179	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL4__SIUL_GPIO180	 180	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL5__SIUL_GPIO181	 181	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL6__SIUL_GPI182	 182	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL7__SIUL_GPI183	 183	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL8__SIUL_GPIO184	 184	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL9__SIUL_GPIO185	 185	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL10__SIUL_GPIO186	 186	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL11__SIUL_GPIO187	 187	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL12__SIUL_GPIO188	 188	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL13__SIUL_GPIO189	 189	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL14__SIUL_GPIO190	 190	 PAD_CTL_SRC_SIG_SEL0

/* SIUL2 EIRQ pins */
#define S32_GEN1_PAD_PB3__SIUL_EIRQ0		910	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PJ7__SIUL_EIRQ0		910	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB4__SIUL_EIRQ1		911	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PJ8__SIUL_EIRQ1		911	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB5__SIUL_EIRQ2		912	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL1__SIUL_EIRQ2		912	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB6__SIUL_EIRQ3		913	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL2__SIUL_EIRQ3		913	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB7__SIUL_EIRQ4		914	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL3__SIUL_EIRQ4		914	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB8__SIUL_EIRQ5		915	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL4__SIUL_EIRQ5		915	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB9__SIUL_EIRQ6		916	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL5__SIUL_EIRQ6		916	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB10__SIUL_EIRQ7		917	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL6__SIUL_EIRQ7		917	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB11__SIUL_EIRQ8		918	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PJ10__SIUL_EIRQ8		918	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB12__SIUL_EIRQ9		919	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PK0__SIUL_EIRQ9		919	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PB13__SIUL_EIRQ10		920	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PK5__SIUL_EIRQ10		920	PAD_CTL_EIRQ_3
#define S32_GEN1_PAD_PK8__SIUL_EIRQ11		921	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PB15__SIUL_EIRQ12		922	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC1__SIUL_EIRQ13		923	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC2__SIUL_EIRQ14		924	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC3__SIUL_EIRQ15		925	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL8__SIUL_EIRQ16		926	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL9__SIUL_EIRQ17		927	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL10__SIUL_EIRQ18		928	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL11__SIUL_EIRQ19		929	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL12__SIUL_EIRQ20		930	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL13__SIUL_EIRQ21		931	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PL14__SIUL_EIRQ22		932	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PH1__SIUL_EIRQ23		933	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PH2__SIUL_EIRQ24		934	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PH3__SIUL_EIRQ25		935	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PH5__SIUL_EIRQ26		936	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC4__SIUL_EIRQ27		937	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC5__SIUL_EIRQ28		938	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC6__SIUL_EIRQ29		939	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC7__SIUL_EIRQ30		940	PAD_CTL_EIRQ_2
#define S32_GEN1_PAD_PC8__SIUL_EIRQ31		941	PAD_CTL_EIRQ_2

#endif /* __DT_BINDINGS_S32G274_PINCTRL_H__ */
