/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  reg [9:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [11:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire [22:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [20:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = { in_data[92:88], celloutsig_0_9z } & celloutsig_0_28z[13:8];
  assign celloutsig_0_0z = in_data[77:52] >= in_data[61:36];
  assign celloutsig_1_1z = { in_data[191:172], celloutsig_1_0z } >= in_data[137:114];
  assign celloutsig_1_4z = { in_data[176], celloutsig_1_3z, celloutsig_1_0z } >= { in_data[142:139], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[95:88], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_1z[9:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_4z[11:0], celloutsig_0_3z } < { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_40z = { celloutsig_0_37z[14:9], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z } % { 1'h1, celloutsig_0_37z[15:1] };
  assign celloutsig_1_7z = in_data[157:140] % { 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_7z[12:9] % { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_4z[16:14], celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[5:4], celloutsig_0_0z };
  assign celloutsig_0_11z = in_data[53:48] % { 1'h1, in_data[86], celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[74:70] };
  assign celloutsig_0_24z = { celloutsig_0_17z[1:0], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_16z } % { 1'h1, celloutsig_0_7z[8:5], celloutsig_0_22z };
  assign celloutsig_0_28z = { celloutsig_0_1z[9:0], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_15z } % { 1'h1, in_data[33:12] };
  assign celloutsig_0_4z = { in_data[59:46], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z[16:15], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_10z[1:0], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_7z[7:4] % { 1'h1, celloutsig_0_7z[3:1] };
  assign celloutsig_0_17z = celloutsig_0_8z[13:10] % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_28z[14:3], celloutsig_0_10z, celloutsig_0_13z } * { celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_42z = { celloutsig_0_40z[8:6], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_18z } * celloutsig_0_1z[10:0];
  assign celloutsig_1_3z = in_data[178:169] * { in_data[158:150], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[130:125], celloutsig_1_1z } * { in_data[132:127], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[2:0], celloutsig_1_12z } * { celloutsig_1_7z[16:14], celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[48:30] * in_data[87:69];
  assign celloutsig_1_0z = ~ in_data[177:174];
  assign celloutsig_1_8z = ~ in_data[166:145];
  assign celloutsig_0_13z = ~ celloutsig_0_2z;
  assign celloutsig_0_2z = ~ celloutsig_0_1z[4:0];
  assign celloutsig_0_9z = & celloutsig_0_8z[5:2];
  assign celloutsig_0_15z = & { celloutsig_0_12z, celloutsig_0_7z[11:6], celloutsig_0_5z };
  assign celloutsig_0_22z = & { celloutsig_0_14z[5], celloutsig_0_13z };
  assign celloutsig_0_5z = | in_data[61:55];
  assign celloutsig_1_19z = | celloutsig_1_8z[10:2];
  assign celloutsig_0_7z = { celloutsig_0_1z[8:2], celloutsig_0_2z } ^ { celloutsig_0_1z[6:0], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_26z = { in_data[83:82], celloutsig_0_17z } ^ { celloutsig_0_8z[17:13], celloutsig_0_16z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[114]) | celloutsig_1_1z);
  assign celloutsig_1_12z = ~((celloutsig_1_11z[2] & celloutsig_1_6z[6]) | celloutsig_1_11z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_1z[5] & celloutsig_0_1z[2]) | celloutsig_0_0z);
  assign celloutsig_0_18z = ~((celloutsig_0_9z & celloutsig_0_3z) | celloutsig_0_12z[4]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_12z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_12z = celloutsig_0_8z[10:1];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_1z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[47:37], celloutsig_0_0z };
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
