// Etienne Sicard
// Test Verilog with a full adder
// Date : 11 July 97&

module fulladd(sum,carry,a,b,c);
  input a,b,c;
  output sum,carry;

// internal node
  wire sum1;

  xor xor1(sum1,a,b);
  xor xor2(sum,sum1,c);
  and and1(c1,a,b);
  and and2(c2,b,c);
  and and3(c3,a,c);
  or  or1(carry,c1,c2,c3);
endmodule
