

                                  ICV_Compare 

          Version W-2024.09-SP2 for linux64 - Dec 03, 2024 cl#11100136

                    Copyright (c) 1996 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

LVS compare start time    : 2025-04-18 03:44:55
+------------------------------------------------------------------------+
|                            Environment Status                          |
+------------------------------------------------------------------------+

Hostname            = batgirl.ece.ncsu.edu
Platform type       = LINUX.64
Runset file         = /mnt/designkits/ncsu/FreePDK3/icv/FreePDK3_main.lvs.rs
Working directory   = /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/integration.icv.lvs
Top cell            = INTEGRATION
Layout netlist      = /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/integration.icv.lvs/integration.net.gz
Schematic netlist   = /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/integration.icv.lvs/memory_array_static_column_decoder_test.icv.sp
User functions file = /mnt/designkits/ncsu/FreePDK3/icv/FreePDK3_main.lvs.rs.user_functions
Compare directory   = run_details/compare
Equivalence file (-e) = [none]

+------------------------------------------------------------------------+
|                             Setting Overview                           |
|                 * = different from IC Validator default                |
+------------------------------------------------------------------------+

    == Global Settings ==                     
    schematic global_nets                     = {}
    power nets                                
*       schematic                             = {VDD vdd vdd! VDD!}
*       layout                                = {VDD VDD VDD! VDD!}
    ground nets                               
*       schematic                             = {VSS GND! gnd! vss}
*       layout                                = {VSS GND! GND! VSS}
    join nets                                 
        schematic                             = {}
        layout                                = {}
                                              
    == Merge & Filter ==                      
    filter                                    = 0 device_name
*   merge_parallel                            = 2 device_names
        exclude_functions                     = 0 device_name
*       property_functions                    = 2 device_names
        xref_parallel_map                     = 0 device_name
    merge_series                              = 0 device_name
        exclude_functions                     = 0 device_name
        property_functions                    = 0 device_name
        multiple_paths                        = 0 device_name
        merge_connected_gates                 = 0 device_name
*   short_equivalent_nodes                    = 2 device_names
        series_parallel_stack                 = 0 device_name
    short_equivalent_stack_nodes              = 0 device_name
        exclude_tolerances                    = 0 device_name
*   recognize_gate                            = 2 device_names
        exclude_tolerances                    = 0 device_name
                                              
    == Property ==                            
    check_property                            = 0 device_name
        check_function                        = 0 device_name
    check_property_for_failed_equiv           = false
    lvs_property_epsilon                      = E6
    multiply_width                            = true
    recalculate_property                      = 0 device_name
                                              
    == Hierarchy ==                           
    memory_array_compare                      = true
    push_down_devices                         = false
    push_down_pins                            = true
    remove_dangling_net                       = LAYOUT_UNTEXTED
    define_global_nets_as_top_ports           = true
                                              
    == Netlist Definition ==                  
    delete cells                              
        schematic                             = {}
        layout                                = {}
    pin configuration                         
*       swappable_pins                        = 2 device_names
        ignore pins                           = 0 device_name
    top_cell_ports_static                     = NAME_MATCHED
    define_empty_cell_as_device               = NONE
                                              
    == Report ==                              
    print_messages                            
        equated_nets_list                     = true
        equivalent_cell_list                  = true
        invalid_user_equivs                   = true
        matched_devices_unmatched_nets        = true
        merged_nets_referenced                = true
        netlist_stats                         = true
        nets_promoted_to_pwr_gnd              = true
        non_equivalent_cell_list              = true
        port_xref_table                       = true
        post_compare_stats                    = true
        referenced_merged_devices             = true
        swapped_pin_analysis                  = true
        symmetrical_nodes_found               = true
        uncompared_cell_list                  = true
        all_merged_device_list                = false
        instance_xref_table                   = false
        filtered_device_list                  = false
        series_device_list                    = false
        net_xref_table                        = false
        parallel_device_list                  = false
        pre_merge_stats                       = false
        black_box_signoff                     = true
        complete_device_setting_table         = false
    wrap_print_message_text                   = true
    print_devices_per_net_max                 = 10
    error_limit_per_check                     = 1000
    write_equiv_netlists                      = FAILED_REDUCED
    print_detail                              
        property                              = COORDINATES_AND_DEVICE_TYPES
        xref_pin                              = NONE
        device_pin                            = ALL
    black_box_file                            = NONE
    ignore_equiv_file                         = NONE
    open_net_names_checking                   = USE_ICV_RENAMED
                                              
    == Equiv Control ==                       
    generate_user_equivs                      = NONE
    generate_system_equivs                    = false
*   spice_flow                                = true
*   user_unit_meter                           = true
    ignore_equivs_with_devices_leveled_out    = false
    equivs management                         
        action_on_error                       = NO_EXPLODE
        no_explode_condition                  = NONE
        resolve_duplicate_equivs              = false
        explode_imbalanced_equivs             = true
    matching                                  
        detect_permutable_ports               = false
        match_by_net_name                     = false
        texted_zero_connection_ports          = IGNORE
        black_box_static_ports                = NONE
        pin_connected_and_dangling_suppress_layers= {}
    match_condition                           
        black_box_duplicates_equiv            = WARNING
        property_mismatch                     = ERROR
        missing_required_property             = ERROR
        illegal_multiplier                    = ERROR
        equate_by_net_name_fails              = WARNING
        equate_nets_fails                     = WARNING
        filtered_schematic_devices            = WARNING
        generate_global_nets                  = WARNING
        matches_must_be_assumed               = WARNING
        merging_without_pwr_gnd               = WARNING
        missing_black_box_cell                = WARNING
        missing_black_box_port                = WARNING
        missing_pin_connection                = WARNING
        new_cell_created                      = WARNING
        no_global_nets_found                  = WARNING
        undefined_property_for_merged_device  = WARNING
        zero_value_property                   = WARNING
        empty_cell_not_defined_as_device      = NONE
        layout_ports_without_name             = NONE
        top_layout_ports_without_name         = NONE
        nets_matched_with_different_name      = NONE
        ports_matched_with_different_name     = NONE
        properties_contradict_connections     = NONE
        port_net_match_non_port_net           = NONE
        top_schematic_port_net_match_non_port_net= NONE
        top_layout_port_net_match_non_port_net= NONE
        top_ports_matched_with_different_name = NONE
        top_schematic_ports_matched_with_different_or_missing_name= NONE
        one_connection_non_port_net           = NONE
        zero_connection_net                   = NONE
        child_equiv_unmatched_ports           = NONE
        pin_connected_and_dangling            = NONE
        layout_net_without_matching_name      = NONE
    report_black_box_errors                   
        extra_layout_ports                    = ERROR_NO_ABORT
        untexted_layout_ports                 = NONE
        extra_schematic_ports                 = ERROR_NO_ABORT
                                              
    == Case Sensitivity ==                    
    netlist case sensitivity                  
        schematic uppercase                   = false
*       layout uppercase                      = true
    LVS case_sensitive                        = {PROPERTY NET_PORT DEVICE_NAME}
Purging compare directory ... OK
+------------------------------------------------------------------------+
|                           Preprocessing Stage                          |
+------------------------------------------------------------------------+

Loading netlists ... 

Deleted schematic cells: 
    [none].

Deleted layout cells: 
    [none].
Loading netlists Time=0:00:00  User=0.00 Sys=0.00 Mem=0.018 GB

Checking netlists ...
    Layout netlist top cell: INTEGRATION        Unique cell count: 10
    Schematic netlist top cell: memory_array_static_column_decoder_test        Unique cell count: 19

    The final equivalence point file: run_details/equiv.run.
Checking netlists Time=0:00:01  User=0.00 Sys=0.00 Mem=0.018 GB

Processing globals ...
Processing globals Time=0:00:00  User=0.01 Sys=0.00 Mem=0.018 GB

Prefiltering devices ... 
Prefiltering devices Time=0:00:00  User=0.00 Sys=0.00 Mem=0.018 GB

Removing dangling nets and pushing down connected pins ... 
Pushing down nets Time=0:00:00  User=0.00 Sys=0.00 Mem=0.018 GB

Memory array compare Time=0:00:00  User=0.00 Sys=0.00 Mem=0.019 GB

Checking equivalence points Time=0:00:00  User=0.00 Sys=0.00 Mem=0.018 GB

Setting equivalence points level Time=0:00:00  User=0.00 Sys=0.00 Mem=0.018 GB

Preprocessing stage finished successfully.
Preprocessing stage Time=0:00:01  User=0.01 Sys=0.01 Mem=0.019 GB

+------------------------------------------------------------------------+
|                             Comparing Stage                            |
+------------------------------------------------------------------------+

+------------------------------------------------------------+
|                           Level 0                          |
+------------------------------------------------------------+


TOP Equivalence point: [memory_array_static_column_decoder_test, INTEGRATION] Level = 0

    Flattening netlists ... 
        schematic total device and net count: 1590 670 

        layout total device and net count: 1890 666 

    Flattening Time=0:00:00  User=0.00 Sys=0.00 Mem=0.021 GB

    Merging and filtering devices ... 
        214 layout composite parallel devices are created.
    Merging and filtering Time=0:00:00  User=0.00 Sys=0.00 Mem=0.021 GB

    Recognizing gates ... 
        84 schematic parallel half gates are created.
        96 schematic series half gates are created.
        509 schematic cmos gates are created.
        85 layout parallel half gates are created.
        96 layout series half gates are created.
        507 layout cmos gates are created.
    Recognizing gates Time=0:00:00  User=0.00 Sys=0.00 Mem=0.022 GB

    Comparing circuit logic ... 
        Matching unique nets/devices ... 
        Matching 91% elements Time=0:00:00  User=0.00 Sys=0.00 Mem=0.022 GB
        Resolving symmetrical nets/devices ... 
        Resolving symmetrical elements Time=0:00:00  User=0.00 Sys=0.00 Mem=0.022 GB

    Processing debug report Time=0:00:00  User=0.00 Sys=0.00 Mem=0.023 GB

    Writing equiv netlists data...
    Writing Time=0:00:00  User=0.01 Sys=0.00 Mem=0.025 GB

    Writing cross-reference database ... 
    Writing Time=0:00:00  User=0.00 Sys=0.00 Mem=0.025 GB

Result: FAIL [memory_array_static_column_decoder_test, INTEGRATION]
    ERROR: Unmatched nodes.
    WARNING: Matches were assumed.
    Summary file: run_details/compare/integration/sum.memory_array_static_column_decoder_test.integration

Elapsed Time=0:00:00  User=0.01 Sys=0.00 Mem=0.025 GB


--------------------------------------------------------------
+------------------------------------------------------------+
|                                                            |
|Level 0:                                                    |
|                                                            |
|    Failed equivalence point(s):                            |
|        memory_array_static_column_decoder_test != INTEGRATION|
|                                                            |
|    Level 0 Time=0:00:00  User=0.01 Sys=0.00 Mem=0.025 GB   |
|                                                            |
+------------------------------------------------------------+

Clean-up all unresolved suspended equivalence points.
Elapsed Time=0:00:00  User=0.00 Sys=0.00 Mem=0.018 GB
+------------------------------------------------------------------------+
|                           ICV_Compare Summary                          |
+------------------------------------------------------------------------+

    Categorized by pass or fail: 

        1 failed equivalence point(s):
            memory_array_static_column_decoder_test != INTEGRATION  (level 0)


    Categorized by message types:

        1 ERROR: Unmatched nodes.
            [memory_array_static_column_decoder_test, INTEGRATION]

        1 WARNING: Matches were assumed.
            [memory_array_static_column_decoder_test, INTEGRATION]


0 blackbox cells checked:
    0 passed
    0 failed

1 equivalence points checked:
    0 passed
    1 failed
Final Comparison Result:FAIL

LVS compare end time      : 2025-04-18 03:44:56
Total runtime for LVS compare Time=0:00:01  User=0.02 Sys=0.02 Mem=0.025 GB
