INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:34:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.185ns (35.203%)  route 4.022ns (64.797%))
  Logic Levels:           21  (CARRY4=10 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1538, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X7Y127         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=26, routed)          0.450     1.174    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X6Y126         LUT4 (Prop_lut4_I1_O)        0.043     1.217 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.217    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     1.394 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.394    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.444 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.444    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.494 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.494    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.602 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[2]
                         net (fo=10, routed)          0.213     1.816    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_5
    SLICE_X5Y128         LUT3 (Prop_lut3_I0_O)        0.126     1.942 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_11/O
                         net (fo=34, routed)          0.434     2.376    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_11_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I2_O)        0.043     2.419 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2/O
                         net (fo=3, routed)           0.297     2.715    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I3_O)        0.043     2.758 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.311     3.069    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X4Y127         LUT4 (Prop_lut4_I1_O)        0.043     3.112 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.340     3.452    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I0_O)        0.043     3.495 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.426     3.921    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I1_O)        0.043     3.964 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.171     4.135    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X7Y129         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.397 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.397    addf0/operator/ltOp_carry__0_n_0
    SLICE_X7Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.446 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.446    addf0/operator/ltOp_carry__1_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.495 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.495    addf0/operator/ltOp_carry__2_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.622 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.187     4.809    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X4Y132         LUT6 (Prop_lut6_I5_O)        0.130     4.939 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.250     5.189    addf0/operator/p_1_in[0]
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.465 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.465    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.567 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.351     5.918    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.119     6.037 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.097     6.133    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X7Y133         LUT5 (Prop_lut5_I0_O)        0.043     6.176 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.143     6.319    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X7Y133         LUT3 (Prop_lut3_I1_O)        0.043     6.362 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.352     6.715    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X7Y133         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1538, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X7Y133         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X7Y133         FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  0.137    




