DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "ao_IO"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 149,0
)
(Instance
name "Inst_ao_addr"
duLibraryName "idx_fpga_lib"
duName "ao_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 downto 0)"
value "X\"0400\""
)
(GiElement
name "AO_INCR"
type "std_logic_vector(11 downto 0)"
value "X\"020\""
)
(GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 2"
value "N_AO_CHIPS"
)
]
mwi 0
uid 255,0
)
(Instance
name "Inst_ao_ram"
duLibraryName "idx_fpga_lib"
duName "ao_ram"
elements [
(GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 2"
value "N_AO_CHIPS"
)
]
mwi 0
uid 303,0
)
(Instance
name "Inst_ao_sm"
duLibraryName "idx_fpga_lib"
duName "ao_sm"
elements [
(GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 1"
value "N_AO_CHIPS"
)
]
mwi 0
uid 622,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ao\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ao\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ao"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ao"
)
(vvPair
variable "date"
value "01/11/2013"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "ao"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "ao"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ao\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ao\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.1c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:39:41"
)
(vvPair
variable "unit"
value "ao"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,72000,78000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,72000,69800,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,68000,82000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,68000,81200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,70000,78000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,70000,69700,71000"
st "
Analog Output Circuit
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,70000,61000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,70000,59300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,69000,98000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,69200,86700,71200"
st "
Analog Output Circuit
for DACS
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,68000,98000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,68000,85400,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,68000,78000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "64000,68000,71000,70000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,71000,61000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,71000,59300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,72000,61000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,72000,59900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,71000,78000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,71000,69500,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,68000,98000,73000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 149,0
optionalChildren [
*13 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,30625,31000,31375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "32000,30500,34600,31500"
st "ExpRd"
blo "32000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,31625,31000,32375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "32000,31500,34600,32500"
st "ExpWr"
blo "32000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,32625,31000,33375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "32000,32500,34800,33500"
st "ExpAck"
blo "32000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,37625,31000,38375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "32000,37500,34000,38500"
st "F8M"
blo "32000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,32625,42750,33375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "38700,32500,41000,33500"
st "RdEn"
ju 2
blo "41000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,33625,42750,34375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "38700,33500,41000,34500"
st "WrEn"
ju 2
blo "41000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,35625,31000,36375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "32000,35500,34200,36500"
st "BdEn"
blo "32000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 150,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,30000,42000,40000"
)
oxt "26000,14000,37000,24000"
ttg (MlTextGroup
uid 151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 152,0
va (VaSet
font "arial,8,1"
)
xt "35850,36000,41150,37000"
st "idx_fpga_lib"
blo "35850,36800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 153,0
va (VaSet
font "arial,8,1"
)
xt "35850,37000,40150,38000"
st "subbus_io"
blo "35850,37800"
tm "CptNameMgr"
)
*22 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "35850,38000,38350,39000"
st "ao_IO"
blo "35850,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 156,0
text (MLText
uid 157,0
va (VaSet
font "Courier New,8,0"
)
xt "36500,30000,36500,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,38250,32750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (Net
uid 159,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34500,3600"
st "ExpRd     : std_ulogic
"
)
)
*24 (PortIoIn
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "25000,30625,26500,31375"
)
(Line
uid 168,0
sl 0
ro 270
xt "26500,31000,27000,31000"
pts [
"26500,31000"
"27000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "24400,41500,27000,42500"
st "ExpRd"
ju 2
blo "27000,42300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 171,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 172,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34500,4400"
st "ExpWr     : std_ulogic
"
)
)
*26 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "25000,31625,26500,32375"
)
(Line
uid 180,0
sl 0
ro 270
xt "26500,32000,27000,32000"
pts [
"26500,32000"
"27000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "21400,31500,24000,32500"
st "ExpWr"
ju 2
blo "24000,32300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 195,0
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 196,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,34500,5200"
st "F8M       : std_ulogic
"
)
)
*28 (PortIoIn
uid 201,0
shape (CompositeShape
uid 202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 203,0
sl 0
ro 270
xt "25000,37625,26500,38375"
)
(Line
uid 204,0
sl 0
ro 270
xt "26500,38000,27000,38000"
pts [
"26500,38000"
"27000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "22000,37500,24000,38500"
st "F8M"
ju 2
blo "24000,38300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 207,0
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 5,0
)
declText (MLText
uid 208,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,34500,6800"
st "rst       : std_ulogic
"
)
)
*30 (PortIoIn
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 270
xt "52000,50625,53500,51375"
)
(Line
uid 216,0
sl 0
ro 270
xt "53500,51000,54000,51000"
pts [
"53500,51000"
"54000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "49700,50500,51000,51500"
st "rst"
ju 2
blo "51000,51300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 231,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 12
suid 7,0
)
declText (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,34500,11600"
st "ExpAck    : std_ulogic
"
)
)
*32 (PortIoOut
uid 237,0
shape (CompositeShape
uid 238,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 239,0
sl 0
ro 90
xt "6000,32625,7500,33375"
)
(Line
uid 240,0
sl 0
ro 90
xt "7500,33000,8000,33000"
pts [
"8000,33000"
"7500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 241,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 242,0
va (VaSet
font "arial,8,0"
)
xt "2200,32500,5000,33500"
st "ExpAck"
ju 2
blo "5000,33300"
tm "WireNameMgr"
)
)
)
*33 (Blk
uid 255,0
shape (Rectangle
uid 256,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "12000,34000,20000,39000"
)
oxt "9000,20000,17000,24000"
ttg (MlTextGroup
uid 257,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 258,0
va (VaSet
font "arial,8,1"
)
xt "13350,34500,18650,35500"
st "idx_fpga_lib"
blo "13350,35300"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 259,0
va (VaSet
font "arial,8,1"
)
xt "13350,35500,16750,36500"
st "ao_addr"
blo "13350,36300"
tm "BlkNameMgr"
)
*36 (Text
uid 260,0
va (VaSet
font "arial,8,1"
)
xt "13350,36500,18950,37500"
st "Inst_ao_addr"
blo "13350,37300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 261,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 262,0
text (MLText
uid 263,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,47600,39000,50000"
st "BASE_ADDR  = X\"0400\"       ( std_logic_vector(15 downto 0) )  
AO_INCR    = X\"020\"        ( std_logic_vector(11 downto 0) )  
N_AO_CHIPS = N_AO_CHIPS    ( natural range 15 downto 2     )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 downto 0)"
value "X\"0400\""
)
(GiElement
name "AO_INCR"
type "std_logic_vector(11 downto 0)"
value "X\"020\""
)
(GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 2"
value "N_AO_CHIPS"
)
]
)
viewicon (ZoomableIcon
uid 264,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,37250,13750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*37 (Net
uid 265,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 8,0
)
declText (MLText
uid 266,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,44500,6000"
st "WData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*38 (PortIoIn
uid 279,0
shape (CompositeShape
uid 280,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 281,0
sl 0
ro 270
xt "6000,35625,7500,36375"
)
(Line
uid 282,0
sl 0
ro 270
xt "7500,36000,8000,36000"
pts [
"7500,36000"
"8000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 283,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "3000,35500,5000,36500"
st "Addr"
ju 2
blo "5000,36300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 285,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 10,0
)
declText (MLText
uid 286,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,44500,2800"
st "Addr      : std_logic_vector(15 DOWNTO 0)
"
)
)
*40 (Net
uid 295,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 15
suid 12,0
)
declText (MLText
uid 296,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,38000,15000"
st "SIGNAL BdEn      : std_ulogic
"
)
)
*41 (Blk
uid 303,0
shape (Rectangle
uid 304,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "60000,30000,68000,40000"
)
oxt "49000,14000,57000,24000"
ttg (MlTextGroup
uid 305,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 306,0
va (VaSet
font "arial,8,1"
)
xt "61350,33500,66650,34500"
st "idx_fpga_lib"
blo "61350,34300"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 307,0
va (VaSet
font "arial,8,1"
)
xt "61350,34500,64450,35500"
st "ao_ram"
blo "61350,35300"
tm "BlkNameMgr"
)
*44 (Text
uid 308,0
va (VaSet
font "arial,8,1"
)
xt "61350,35500,66650,36500"
st "Inst_ao_ram"
blo "61350,36300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 309,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 310,0
text (MLText
uid 311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "58000,28200,89000,29000"
st "N_AO_CHIPS = N_AO_CHIPS    ( natural range 15 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 2"
value "N_AO_CHIPS"
)
]
)
viewicon (ZoomableIcon
uid 312,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,38250,61750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"F8M"
"RdEn"
"WrEn"
"rst"
"WData"
"RData"
"Addr"
]
)
*45 (Net
uid 329,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 16
suid 14,0
)
declText (MLText
uid 330,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,38000,15800"
st "SIGNAL RdEn      : std_ulogic
"
)
)
*46 (Net
uid 337,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 17
suid 15,0
)
declText (MLText
uid 338,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,38000,16600"
st "SIGNAL WrEn      : std_ulogic
"
)
)
*47 (PortIoOut
uid 500,0
shape (CompositeShape
uid 501,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 502,0
sl 0
ro 270
xt "74500,47625,76000,48375"
)
(Line
uid 503,0
sl 0
ro 270
xt "74000,48000,74500,48000"
pts [
"74000,48000"
"74500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 504,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
font "arial,8,0"
)
xt "77000,47500,80900,48500"
st "DA_CS_B"
blo "77000,48300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 506,0
decl (Decl
n "DA_CS_B"
t "std_logic_vector"
b "(N_AO_CHIPS-1 DOWNTO 0)"
o 8
suid 19,0
)
declText (MLText
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,49500,8400"
st "DA_CS_B   : std_logic_vector(N_AO_CHIPS-1 DOWNTO 0)
"
)
)
*49 (PortIoOut
uid 516,0
shape (CompositeShape
uid 517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 518,0
sl 0
ro 270
xt "74500,46625,76000,47375"
)
(Line
uid 519,0
sl 0
ro 270
xt "74000,47000,74500,47000"
pts [
"74000,47000"
"74500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 520,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 521,0
va (VaSet
font "arial,8,0"
)
xt "77000,46500,80200,47500"
st "DA_SDI"
blo "77000,47300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 522,0
decl (Decl
n "DA_SDI"
t "std_logic"
o 11
suid 21,0
)
declText (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,34000,10800"
st "DA_SDI    : std_logic
"
)
)
*51 (PortIoOut
uid 532,0
shape (CompositeShape
uid 533,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 534,0
sl 0
ro 270
xt "74500,45625,76000,46375"
)
(Line
uid 535,0
sl 0
ro 270
xt "74000,46000,74500,46000"
pts [
"74000,46000"
"74500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 536,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 537,0
va (VaSet
font "arial,8,0"
)
xt "77000,45500,80500,46500"
st "DA_SCK"
blo "77000,46300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 538,0
decl (Decl
n "DA_SCK"
t "std_logic"
o 10
suid 23,0
)
declText (MLText
uid 539,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,34000,10000"
st "DA_SCK    : std_logic
"
)
)
*53 (PortIoOut
uid 548,0
shape (CompositeShape
uid 549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 550,0
sl 0
ro 270
xt "74500,48625,76000,49375"
)
(Line
uid 551,0
sl 0
ro 270
xt "74000,49000,74500,49000"
pts [
"74000,49000"
"74500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 553,0
va (VaSet
font "arial,8,0"
)
xt "77000,48500,81400,49500"
st "DA_CLR_B"
blo "77000,49300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 554,0
decl (Decl
n "DA_CLR_B"
t "std_logic"
o 7
suid 25,0
)
declText (MLText
uid 555,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34000,7600"
st "DA_CLR_B  : std_logic
"
)
)
*55 (PortIoOut
uid 564,0
shape (CompositeShape
uid 565,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 566,0
sl 0
ro 270
xt "74500,49625,76000,50375"
)
(Line
uid 567,0
sl 0
ro 270
xt "74000,50000,74500,50000"
pts [
"74000,50000"
"74500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 568,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 569,0
va (VaSet
font "arial,8,0"
)
xt "77000,49500,81900,50500"
st "DA_LDAC_B"
blo "77000,50300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 570,0
decl (Decl
n "DA_LDAC_B"
t "std_logic"
o 9
suid 27,0
)
declText (MLText
uid 571,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,34000,9200"
st "DA_LDAC_B : std_logic
"
)
)
*57 (SaComponent
uid 622,0
optionalChildren [
*58 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,46625,60000,47375"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 585,0
va (VaSet
font "arial,8,0"
)
xt "61000,46500,63000,47500"
st "Addr"
blo "61000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 11,0
)
)
)
*59 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,48625,72750,49375"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
font "arial,8,0"
)
xt "66600,48500,71000,49500"
st "DA_CLR_B"
ju 2
blo "71000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DA_CLR_B"
t "std_logic"
o 7
suid 12,0
)
)
)
*60 (CptPort
uid 590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,47625,72750,48375"
)
tg (CPTG
uid 592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 593,0
va (VaSet
font "arial,8,0"
)
xt "67100,47500,71000,48500"
st "DA_CS_B"
ju 2
blo "71000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DA_CS_B"
t "std_logic_vector"
b "(N_AO_CHIPS-1 DOWNTO 0)"
o 8
suid 13,0
)
)
)
*61 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,49625,72750,50375"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 597,0
va (VaSet
font "arial,8,0"
)
xt "66100,49500,71000,50500"
st "DA_LDAC_B"
ju 2
blo "71000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DA_LDAC_B"
t "std_logic"
o 9
suid 14,0
)
)
)
*62 (CptPort
uid 598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,45625,72750,46375"
)
tg (CPTG
uid 600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 601,0
va (VaSet
font "arial,8,0"
)
xt "67500,45500,71000,46500"
st "DA_SCK"
ju 2
blo "71000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DA_SCK"
t "std_logic"
o 10
suid 15,0
)
)
)
*63 (CptPort
uid 602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,46625,72750,47375"
)
tg (CPTG
uid 604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 605,0
va (VaSet
font "arial,8,0"
)
xt "67800,46500,71000,47500"
st "DA_SDI"
ju 2
blo "71000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DA_SDI"
t "std_logic"
o 11
suid 16,0
)
)
)
*64 (CptPort
uid 614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,50625,60000,51375"
)
tg (CPTG
uid 616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 617,0
va (VaSet
font "arial,8,0"
)
xt "61000,50500,62300,51500"
st "rst"
blo "61000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 19,0
)
)
)
*65 (CptPort
uid 618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,44625,60000,45375"
)
tg (CPTG
uid 620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 621,0
va (VaSet
font "arial,8,0"
)
xt "61000,44500,63300,45500"
st "WrEn"
blo "61000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic"
o 4
suid 20,0
)
)
)
*66 (CptPort
uid 840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,47625,60000,48375"
)
tg (CPTG
uid 842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 843,0
va (VaSet
font "arial,8,0"
)
xt "61000,47500,63700,48500"
st "WData"
blo "61000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 22,0
)
)
)
*67 (CptPort
uid 1090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,50625,72750,51375"
)
tg (CPTG
uid 1092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1093,0
va (VaSet
font "arial,8,0"
)
xt "67900,50500,71000,51500"
st "AO_Idle"
ju 2
blo "71000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AO_Idle"
t "std_logic"
o 6
suid 23,0
)
)
)
*68 (CptPort
uid 1165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,49625,60000,50375"
)
tg (CPTG
uid 1167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1168,0
va (VaSet
font "arial,8,0"
)
xt "61000,49500,63000,50500"
st "F8M"
blo "61000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_logic"
o 2
suid 24,0
)
)
)
]
shape (Rectangle
uid 623,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,43000,72000,53000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 624,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 625,0
va (VaSet
font "arial,8,1"
)
xt "64350,43000,69650,44000"
st "idx_fpga_lib"
blo "64350,43800"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 626,0
va (VaSet
font "arial,8,1"
)
xt "64350,44000,67150,45000"
st "ao_sm"
blo "64350,44800"
tm "CptNameMgr"
)
*71 (Text
uid 627,0
va (VaSet
font "arial,8,1"
)
xt "64350,45000,69350,46000"
st "Inst_ao_sm"
blo "64350,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 628,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 629,0
text (MLText
uid 630,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "40000,44000,71000,44800"
st "N_AO_CHIPS = N_AO_CHIPS    ( natural range 15 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 1"
value "N_AO_CHIPS"
)
]
)
viewicon (ZoomableIcon
uid 631,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,51250,61750,52750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*72 (PortIoIn
uid 804,0
shape (CompositeShape
uid 805,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 806,0
sl 0
ro 270
xt "38000,47625,39500,48375"
)
(Line
uid 807,0
sl 0
ro 270
xt "39500,48000,40000,48000"
pts [
"39500,48000"
"40000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 808,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 809,0
va (VaSet
font "arial,8,0"
)
xt "34300,47500,37000,48500"
st "WData"
ju 2
blo "37000,48300"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 810,0
shape (CompositeShape
uid 811,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 812,0
sl 0
ro 90
xt "52000,30625,53500,31375"
)
(Line
uid 813,0
sl 0
ro 90
xt "53500,31000,54000,31000"
pts [
"54000,31000"
"53500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 814,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 815,0
va (VaSet
font "arial,8,0"
)
xt "51400,41500,54000,42500"
st "RData"
ju 2
blo "54000,42300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 880,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 31,0
)
declText (MLText
uid 881,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,44500,12400"
st "RData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*75 (Net
uid 1094,0
decl (Decl
n "AO_Idle"
t "std_logic"
o 14
suid 35,0
)
declText (MLText
uid 1095,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,37500,14200"
st "SIGNAL AO_Idle   : std_logic
"
)
)
*76 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "27000,31000,30250,31000"
pts [
"27000,31000"
"30250,31000"
]
)
start &24
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,30000,31600,31000"
st "ExpRd"
blo "29000,30800"
tm "WireNameMgr"
)
)
on &23
)
*77 (Wire
uid 173,0
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "27000,32000,30250,32000"
pts [
"27000,32000"
"30250,32000"
]
)
start &26
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,31000,31600,32000"
st "ExpWr"
blo "29000,31800"
tm "WireNameMgr"
)
)
on &25
)
*78 (Wire
uid 197,0
optionalChildren [
*79 (BdJunction
uid 415,0
ps "OnConnectorStrategy"
shape (Circle
uid 416,0
va (VaSet
vasetType 1
)
xt "28600,37600,29400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "27000,38000,30250,38000"
pts [
"27000,38000"
"30250,38000"
]
)
start &28
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,37000,31000,38000"
st "F8M"
blo "29000,37800"
tm "WireNameMgr"
)
)
on &27
)
*80 (Wire
uid 209,0
optionalChildren [
*81 (BdJunction
uid 395,0
ps "OnConnectorStrategy"
shape (Circle
uid 396,0
va (VaSet
vasetType 1
)
xt "57600,50600,58400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "54000,39000,60000,51000"
pts [
"54000,51000"
"58000,51000"
"58000,39000"
"60000,39000"
]
)
start &30
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "66000,50000,67300,51000"
st "rst"
blo "66000,50800"
tm "WireNameMgr"
)
)
on &29
)
*82 (Wire
uid 233,0
optionalChildren [
*83 (BdJunction
uid 1110,0
ps "OnConnectorStrategy"
shape (Circle
uid 1111,0
va (VaSet
vasetType 1
)
xt "8600,32600,9400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
)
xt "8000,33000,30250,33000"
pts [
"30250,33000"
"8000,33000"
]
)
start &15
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34250,32000,37050,33000"
st "ExpAck"
blo "34250,32800"
tm "WireNameMgr"
)
)
on &31
)
*84 (Wire
uid 273,0
optionalChildren [
*85 (BdJunction
uid 886,0
ps "OnConnectorStrategy"
shape (Circle
uid 887,0
va (VaSet
vasetType 1
)
xt "9600,35600,10400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,36000,12000,36000"
pts [
"8000,36000"
"12000,36000"
]
)
start &38
end &33
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,35000,13000,36000"
st "Addr"
blo "11000,35800"
tm "WireNameMgr"
)
)
on &39
)
*86 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "20000,36000,30250,36000"
pts [
"30250,36000"
"20000,36000"
]
)
start &19
end &33
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
font "arial,8,0"
)
xt "28000,35000,30200,36000"
st "BdEn"
blo "28000,35800"
tm "WireNameMgr"
)
)
on &40
)
*87 (Wire
uid 331,0
shape (OrthoPolyLine
uid 332,0
va (VaSet
vasetType 3
)
xt "42750,33000,60000,33000"
pts [
"42750,33000"
"60000,33000"
]
)
start &17
end &41
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
font "arial,8,0"
)
xt "44750,32000,47050,33000"
st "RdEn"
blo "44750,32800"
tm "WireNameMgr"
)
)
on &45
)
*88 (Wire
uid 339,0
optionalChildren [
*89 (BdJunction
uid 377,0
ps "OnConnectorStrategy"
shape (Circle
uid 378,0
va (VaSet
vasetType 1
)
xt "50600,33600,51400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "42750,34000,60000,34000"
pts [
"42750,34000"
"60000,34000"
]
)
start &18
end &41
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
font "arial,8,0"
)
xt "44750,33000,47050,34000"
st "WrEn"
blo "44750,33800"
tm "WireNameMgr"
)
)
on &46
)
*90 (Wire
uid 371,0
shape (OrthoPolyLine
uid 372,0
va (VaSet
vasetType 3
)
xt "51000,34000,59250,45000"
pts [
"51000,34000"
"51000,45000"
"59250,45000"
]
)
start &89
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,8,0"
)
xt "54000,44000,56300,45000"
st "WrEn"
blo "54000,44800"
tm "WireNameMgr"
)
)
on &46
)
*91 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "58000,51000,59250,51000"
pts [
"58000,51000"
"59250,51000"
]
)
start &81
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
font "arial,8,0"
)
xt "57000,50000,58300,51000"
st "rst"
blo "57000,50800"
tm "WireNameMgr"
)
)
on &29
)
*92 (Wire
uid 409,0
optionalChildren [
*93 (BdJunction
uid 1163,0
ps "OnConnectorStrategy"
shape (Circle
uid 1164,0
va (VaSet
vasetType 1
)
xt "28600,41600,29400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "29000,38000,60000,42000"
pts [
"29000,38000"
"29000,42000"
"48000,42000"
"48000,38000"
"60000,38000"
]
)
start &79
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
font "arial,8,0"
)
xt "54000,37000,56000,38000"
st "F8M"
blo "54000,37800"
tm "WireNameMgr"
)
)
on &27
)
*94 (Wire
uid 494,0
shape (OrthoPolyLine
uid 495,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,48000,74000,48000"
pts [
"72750,48000"
"73000,48000"
"74000,48000"
]
)
start &60
end &47
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 499,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,47000,82900,48000"
st "DA_CS_B"
blo "79000,47800"
tm "WireNameMgr"
)
)
on &48
)
*95 (Wire
uid 510,0
shape (OrthoPolyLine
uid 511,0
va (VaSet
vasetType 3
)
xt "72750,47000,74000,47000"
pts [
"72750,47000"
"73000,47000"
"74000,47000"
]
)
start &63
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 515,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,46000,82200,47000"
st "DA_SDI"
blo "79000,46800"
tm "WireNameMgr"
)
)
on &50
)
*96 (Wire
uid 526,0
shape (OrthoPolyLine
uid 527,0
va (VaSet
vasetType 3
)
xt "72750,46000,74000,46000"
pts [
"72750,46000"
"73000,46000"
"74000,46000"
]
)
start &62
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 531,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,45000,82500,46000"
st "DA_SCK"
blo "79000,45800"
tm "WireNameMgr"
)
)
on &52
)
*97 (Wire
uid 542,0
shape (OrthoPolyLine
uid 543,0
va (VaSet
vasetType 3
)
xt "72750,49000,74000,49000"
pts [
"72750,49000"
"73000,49000"
"74000,49000"
]
)
start &59
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 547,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,48000,83400,49000"
st "DA_CLR_B"
blo "79000,48800"
tm "WireNameMgr"
)
)
on &54
)
*98 (Wire
uid 558,0
shape (OrthoPolyLine
uid 559,0
va (VaSet
vasetType 3
)
xt "72750,50000,74000,50000"
pts [
"72750,50000"
"73000,50000"
"74000,50000"
]
)
start &61
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 563,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,49000,83900,50000"
st "DA_LDAC_B"
blo "79000,49800"
tm "WireNameMgr"
)
)
on &56
)
*99 (Wire
uid 850,0
optionalChildren [
*100 (BdJunction
uid 870,0
ps "OnConnectorStrategy"
shape (Circle
uid 871,0
va (VaSet
vasetType 1
)
xt "56600,47600,57400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,48000,59250,48000"
pts [
"40000,48000"
"59250,48000"
]
)
start &72
end &66
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
font "arial,8,0"
)
xt "53000,47000,55700,48000"
st "WData"
blo "53000,47800"
tm "WireNameMgr"
)
)
on &37
)
*101 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,37000,60000,48000"
pts [
"57000,48000"
"57000,37000"
"60000,37000"
]
)
start &100
end &41
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "56000,39300,57000,42000"
st "WData"
blo "56800,42000"
tm "WireNameMgr"
)
)
on &37
)
*102 (Wire
uid 874,0
shape (OrthoPolyLine
uid 875,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,31000,60000,31000"
pts [
"54000,31000"
"60000,31000"
]
)
start &73
end &41
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 879,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "56000,30000,58600,31000"
st "RData"
blo "56000,30800"
tm "WireNameMgr"
)
)
on &74
)
*103 (Wire
uid 882,0
optionalChildren [
*104 (BdJunction
uid 894,0
ps "OnConnectorStrategy"
shape (Circle
uid 895,0
va (VaSet
vasetType 1
)
xt "55600,46600,56400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 883,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,36000,59250,47000"
pts [
"10000,36000"
"10000,47000"
"59250,47000"
]
)
start &85
end &58
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
font "arial,8,0"
)
xt "53000,46000,55000,47000"
st "Addr"
blo "53000,46800"
tm "WireNameMgr"
)
)
on &39
)
*105 (Wire
uid 888,0
shape (OrthoPolyLine
uid 889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,36000,60000,47000"
pts [
"56000,47000"
"56000,36000"
"60000,36000"
]
)
start &104
end &41
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 893,0
va (VaSet
font "arial,8,0"
)
xt "57000,35000,59000,36000"
st "Addr"
blo "57000,35800"
tm "WireNameMgr"
)
)
on &39
)
*106 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
)
xt "9000,37000,75000,56000"
pts [
"72750,51000"
"75000,51000"
"75000,56000"
"9000,56000"
"9000,37000"
"12000,37000"
]
)
start &67
end &33
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
font "arial,8,0"
)
xt "75000,51000,78100,52000"
st "AO_Idle"
blo "75000,51800"
tm "WireNameMgr"
)
)
on &75
)
*107 (Wire
uid 1104,0
shape (OrthoPolyLine
uid 1105,0
va (VaSet
vasetType 3
)
xt "9000,33000,12000,35000"
pts [
"9000,33000"
"9000,35000"
"12000,35000"
]
)
start &83
end &33
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1109,0
va (VaSet
font "arial,8,0"
)
xt "9000,32000,11800,33000"
st "ExpAck"
blo "9000,32800"
tm "WireNameMgr"
)
)
on &31
)
*108 (Wire
uid 1159,0
shape (OrthoPolyLine
uid 1160,0
va (VaSet
vasetType 3
)
xt "29000,42000,59250,50000"
pts [
"29000,42000"
"29000,50000"
"59250,50000"
]
)
start &93
end &68
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1162,0
va (VaSet
font "arial,8,0"
)
xt "56250,49000,58250,50000"
st "F8M"
blo "56250,49800"
tm "WireNameMgr"
)
)
on &27
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *109 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*111 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*113 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*114 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*115 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*116 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*117 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*118 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,800"
viewArea "13080,24000,76740,61740"
cachedDiagramExtent "0,0,98000,73000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1168,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*120 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*121 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*123 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*124 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*127 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*137 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*139 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,12400,27100,13400"
st "Diagram Signals:"
blo "20000,13200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 35,0
usingSuid 1
emptyRow *140 (LEmptyRow
)
uid 54,0
optionalChildren [
*141 (RefLabelRowHdr
)
*142 (TitleRowHdr
)
*143 (FilterRowHdr
)
*144 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*145 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*146 (GroupColHdr
tm "GroupColHdrMgr"
)
*147 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*148 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*149 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*150 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*151 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*152 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*153 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 243,0
)
*154 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 245,0
)
*155 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 247,0
)
*156 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 5,0
)
)
uid 249,0
)
*157 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 12
suid 7,0
)
)
uid 253,0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 8,0
)
)
uid 397,0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 10,0
)
)
uid 399,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 15
suid 12,0
)
)
uid 401,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 16
suid 14,0
)
)
uid 405,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 17
suid 15,0
)
)
uid 407,0
)
*163 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DA_CS_B"
t "std_logic_vector"
b "(N_AO_CHIPS-1 DOWNTO 0)"
o 8
suid 19,0
)
)
uid 572,0
)
*164 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DA_SDI"
t "std_logic"
o 11
suid 21,0
)
)
uid 574,0
)
*165 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DA_SCK"
t "std_logic"
o 10
suid 23,0
)
)
uid 576,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DA_CLR_B"
t "std_logic"
o 7
suid 25,0
)
)
uid 578,0
)
*167 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DA_LDAC_B"
t "std_logic"
o 9
suid 27,0
)
)
uid 580,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 31,0
)
)
uid 896,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AO_Idle"
t "std_logic"
o 14
suid 35,0
)
)
uid 1102,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*170 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *171 (MRCItem
litem &140
pos 17
dimension 20
)
uid 69,0
optionalChildren [
*172 (MRCItem
litem &141
pos 0
dimension 20
uid 70,0
)
*173 (MRCItem
litem &142
pos 1
dimension 23
uid 71,0
)
*174 (MRCItem
litem &143
pos 2
hidden 1
dimension 20
uid 72,0
)
*175 (MRCItem
litem &153
pos 1
dimension 20
uid 244,0
)
*176 (MRCItem
litem &154
pos 2
dimension 20
uid 246,0
)
*177 (MRCItem
litem &155
pos 3
dimension 20
uid 248,0
)
*178 (MRCItem
litem &156
pos 5
dimension 20
uid 250,0
)
*179 (MRCItem
litem &157
pos 10
dimension 20
uid 254,0
)
*180 (MRCItem
litem &158
pos 4
dimension 20
uid 398,0
)
*181 (MRCItem
litem &159
pos 0
dimension 20
uid 400,0
)
*182 (MRCItem
litem &160
pos 8
dimension 20
uid 402,0
)
*183 (MRCItem
litem &161
pos 6
dimension 20
uid 406,0
)
*184 (MRCItem
litem &162
pos 7
dimension 20
uid 408,0
)
*185 (MRCItem
litem &163
pos 14
dimension 20
uid 573,0
)
*186 (MRCItem
litem &164
pos 11
dimension 20
uid 575,0
)
*187 (MRCItem
litem &165
pos 12
dimension 20
uid 577,0
)
*188 (MRCItem
litem &166
pos 15
dimension 20
uid 579,0
)
*189 (MRCItem
litem &167
pos 13
dimension 20
uid 581,0
)
*190 (MRCItem
litem &168
pos 9
dimension 20
uid 897,0
)
*191 (MRCItem
litem &169
pos 16
dimension 20
uid 1103,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*192 (MRCItem
litem &144
pos 0
dimension 20
uid 74,0
)
*193 (MRCItem
litem &146
pos 1
dimension 50
uid 75,0
)
*194 (MRCItem
litem &147
pos 2
dimension 100
uid 76,0
)
*195 (MRCItem
litem &148
pos 3
dimension 47
uid 77,0
)
*196 (MRCItem
litem &149
pos 4
dimension 100
uid 78,0
)
*197 (MRCItem
litem &150
pos 5
dimension 130
uid 79,0
)
*198 (MRCItem
litem &151
pos 6
dimension 50
uid 80,0
)
*199 (MRCItem
litem &152
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *200 (LEmptyRow
)
uid 83,0
optionalChildren [
*201 (RefLabelRowHdr
)
*202 (TitleRowHdr
)
*203 (FilterRowHdr
)
*204 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*205 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*206 (GroupColHdr
tm "GroupColHdrMgr"
)
*207 (NameColHdr
tm "GenericNameColHdrMgr"
)
*208 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*209 (InitColHdr
tm "GenericValueColHdrMgr"
)
*210 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*211 (EolColHdr
tm "GenericEolColHdrMgr"
)
*212 (LogGeneric
generic (GiElement
name "N_AO_CHIPS"
type "natural range 15 downto 1"
value "2"
)
uid 939,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*213 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *214 (MRCItem
litem &200
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*215 (MRCItem
litem &201
pos 0
dimension 20
uid 98,0
)
*216 (MRCItem
litem &202
pos 1
dimension 23
uid 99,0
)
*217 (MRCItem
litem &203
pos 2
hidden 1
dimension 20
uid 100,0
)
*218 (MRCItem
litem &212
pos 0
dimension 20
uid 940,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*219 (MRCItem
litem &204
pos 0
dimension 20
uid 102,0
)
*220 (MRCItem
litem &206
pos 1
dimension 50
uid 103,0
)
*221 (MRCItem
litem &207
pos 2
dimension 100
uid 104,0
)
*222 (MRCItem
litem &208
pos 3
dimension 150
uid 105,0
)
*223 (MRCItem
litem &209
pos 4
dimension 50
uid 106,0
)
*224 (MRCItem
litem &210
pos 5
dimension 50
uid 107,0
)
*225 (MRCItem
litem &211
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
