Analysis & Synthesis report for multicycle
Sat Nov 14 18:51:22 2015
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |multicycle|FSM:Control|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component|altsyncram_maf2:auto_generated
 15. Parameter Settings for User Entity Instance: FSM:Control
 16. Parameter Settings for User Entity Instance: memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: mux2o1s:RwSel_mux|lpm_mux:lpm_mux_component
 18. Parameter Settings for User Entity Instance: registers:IR_reg|lpm_ff:lpm_ff_component
 19. Parameter Settings for User Entity Instance: registers:MDR_reg|lpm_ff:lpm_ff_component
 20. Parameter Settings for User Entity Instance: registers:PC|lpm_ff:lpm_ff_component
 21. Parameter Settings for User Entity Instance: registers:R1|lpm_ff:lpm_ff_component
 22. Parameter Settings for User Entity Instance: registers:R2|lpm_ff:lpm_ff_component
 23. Parameter Settings for User Entity Instance: registers:ALUOut_reg|lpm_ff:lpm_ff_component
 24. Parameter Settings for User Entity Instance: mux2o1s:R1Sel_mux|lpm_mux:lpm_mux_component
 25. Parameter Settings for User Entity Instance: mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component
 26. Parameter Settings for User Entity Instance: mux2to1:RegMux|lpm_mux:lpm_mux_component
 27. Parameter Settings for User Entity Instance: mux3to1:ALU1_mux|lpm_mux:lpm_mux_component
 28. Parameter Settings for User Entity Instance: mux5to1:ALU2_mux|lpm_mux:lpm_mux_component
 29. Parameter Settings for User Entity Instance: sExtend:SE4
 30. Parameter Settings for User Entity Instance: zExtend:ZE3
 31. Parameter Settings for User Entity Instance: zExtend:ZE5
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "mux5to1:ALU2_mux"
 34. Port Connectivity Checks: "mux2o1s:R1Sel_mux"
 35. Port Connectivity Checks: "RF:RF_block"
 36. Port Connectivity Checks: "memory:DataMem|mux2to1_8bit:b2v_inst3"
 37. Port Connectivity Checks: "memory:DataMem|DualMem:b2v_inst"
 38. Port Connectivity Checks: "FSM:Control"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 14 18:51:22 2015       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; multicycle                                  ;
; Top-level Entity Name           ; multicycle                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 82                                          ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; multicycle         ; multicycle         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; FSM.v                            ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/FSM.v                  ;         ;
; RF.v                             ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/RF.v                   ;         ;
; registers.v                      ; yes             ; User Wizard-Generated File        ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/registers.v            ;         ;
; mux5to1.v                        ; yes             ; User Wizard-Generated File        ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux5to1.v              ;         ;
; mux3to1.v                        ; yes             ; User Wizard-Generated File        ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux3to1.v              ;         ;
; mux2to1.v                        ; yes             ; User Wizard-Generated File        ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1.v              ;         ;
; mux2o1s.v                        ; yes             ; User Wizard-Generated File        ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2o1s.v              ;         ;
; multicycle.v                     ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v           ;         ;
; memory.v                         ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/memory.v               ;         ;
; HEX.v                            ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/HEX.v                  ;         ;
; extend.v                         ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/extend.v               ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File             ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/ALU.v                  ;         ;
; dualmem.v                        ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/dualmem.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_maf2.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/altsyncram_maf2.tdf ;         ;
; mux2to1_8bit.v                   ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1_8bit.v         ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; db/mux_qjc.tdf                   ; yes             ; Auto-Generated Megafunction       ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_qjc.tdf         ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf                                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                      ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;         ;
; db/mux_0kc.tdf                   ; yes             ; Auto-Generated Megafunction       ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_0kc.tdf         ;         ;
; db/mux_2kc.tdf                   ; yes             ; Auto-Generated Megafunction       ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_2kc.tdf         ;         ;
; db/mux_5kc.tdf                   ; yes             ; Auto-Generated Megafunction       ; C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_5kc.tdf         ;         ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 121          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 182          ;
;     -- 7 input functions                    ; 1            ;
;     -- 6 input functions                    ; 46           ;
;     -- 5 input functions                    ; 24           ;
;     -- 4 input functions                    ; 59           ;
;     -- <=3 input functions                  ; 52           ;
;                                             ;              ;
; Dedicated logic registers                   ; 82           ;
;                                             ;              ;
; I/O pins                                    ; 45           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 2048         ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 90           ;
; Total fan-out                               ; 1351         ;
; Average fan-out                             ; 3.73         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |multicycle                                  ; 182 (34)          ; 82 (18)      ; 2048              ; 0          ; 45   ; 0            ; |multicycle                                                                                                ; work         ;
;    |ALU:ALU|                                 ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|ALU:ALU                                                                                        ; work         ;
;    |FSM:Control|                             ; 22 (22)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |multicycle|FSM:Control                                                                                    ; work         ;
;    |HEXs:HEX_display|                        ; 56 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display                                                                               ; work         ;
;       |HEX:hex4|                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex4                                                                      ; work         ;
;       |HEX:hex5|                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex5                                                                      ; work         ;
;       |HEX:hex6|                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex6                                                                      ; work         ;
;       |HEX:hex7|                             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex7                                                                      ; work         ;
;    |RF:RF_block|                             ; 2 (2)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |multicycle|RF:RF_block                                                                                    ; work         ;
;    |memory:DataMem|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem                                                                                 ; work         ;
;       |DualMem:b2v_inst|                     ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|DualMem:b2v_inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_maf2:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component|altsyncram_maf2:auto_generated ; work         ;
;    |mux2to1:AddrSel_mux|                     ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1:AddrSel_mux                                                                            ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component                                                  ; work         ;
;          |mux_0kc:auto_generated|            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component|mux_0kc:auto_generated                           ; work         ;
;    |mux2to1:RegMux|                          ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1:RegMux                                                                                 ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1:RegMux|lpm_mux:lpm_mux_component                                                       ; work         ;
;          |mux_0kc:auto_generated|            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1:RegMux|lpm_mux:lpm_mux_component|mux_0kc:auto_generated                                ; work         ;
;    |mux3to1:ALU1_mux|                        ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux3to1:ALU1_mux                                                                               ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux3to1:ALU1_mux|lpm_mux:lpm_mux_component                                                     ; work         ;
;          |mux_2kc:auto_generated|            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux3to1:ALU1_mux|lpm_mux:lpm_mux_component|mux_2kc:auto_generated                              ; work         ;
;    |mux5to1:ALU2_mux|                        ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux5to1:ALU2_mux                                                                               ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux5to1:ALU2_mux|lpm_mux:lpm_mux_component                                                     ; work         ;
;          |mux_5kc:auto_generated|            ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux5to1:ALU2_mux|lpm_mux:lpm_mux_component|mux_5kc:auto_generated                              ; work         ;
;    |registers:ALUOut_reg|                    ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:ALUOut_reg                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:ALUOut_reg|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |registers:IR_reg|                        ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:IR_reg                                                                               ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:IR_reg|lpm_ff:lpm_ff_component                                                       ; work         ;
;    |registers:MDR_reg|                       ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:MDR_reg                                                                              ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:MDR_reg|lpm_ff:lpm_ff_component                                                      ; work         ;
;    |registers:PC|                            ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:PC                                                                                   ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|registers:PC|lpm_ff:lpm_ff_component                                                           ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component|altsyncram_maf2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicycle|FSM:Control|state                                                                                                                                                                                                                                  ;
+----------------+--------------+--------------+-------------+--------------+----------------+---------------+---------------+--------------+--------------+--------------+----------------+----------------+--------------+----------+----------+---------------+---------------+
; Name           ; state.c3_nop ; state.c3_bnz ; state.c3_bz ; state.c3_bpz ; state.c3_store ; state.c4_load ; state.c3_load ; state.c5_ori ; state.c4_ori ; state.c3_ori ; state.c3_shift ; state.c4_asnsh ; state.c3_asn ; state.c2 ; state.c1 ; state.reset_s ; state.c3_stop ;
+----------------+--------------+--------------+-------------+--------------+----------------+---------------+---------------+--------------+--------------+--------------+----------------+----------------+--------------+----------+----------+---------------+---------------+
; state.reset_s  ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 0             ; 0             ;
; state.c1       ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 1        ; 1             ; 0             ;
; state.c2       ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 1        ; 0        ; 1             ; 0             ;
; state.c3_asn   ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 1            ; 0        ; 0        ; 1             ; 0             ;
; state.c4_asnsh ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 1              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_shift ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 1              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_ori   ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 1            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c4_ori   ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 1            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c5_ori   ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 1            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_load  ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 1             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c4_load  ; 0            ; 0            ; 0           ; 0            ; 0              ; 1             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_store ; 0            ; 0            ; 0           ; 0            ; 1              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_bpz   ; 0            ; 0            ; 0           ; 1            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_bz    ; 0            ; 0            ; 1           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_bnz   ; 0            ; 1            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_nop   ; 1            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 0             ;
; state.c3_stop  ; 0            ; 0            ; 0           ; 0            ; 0              ; 0             ; 0             ; 0            ; 0            ; 0            ; 0              ; 0              ; 0            ; 0        ; 0        ; 1             ; 1             ;
+----------------+--------------+--------------+-------------+--------------+----------------+---------------+---------------+--------------+--------------+--------------+----------------+----------------+--------------+----------+----------+---------------+---------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-------------------------------------------------+---------------------------------------------+
; Register name                                   ; Reason for Removal                          ;
+-------------------------------------------------+---------------------------------------------+
; registers:R2|lpm_ff:lpm_ff_component|dffs[0..7] ; Stuck at GND due to stuck port clock_enable ;
; registers:R1|lpm_ff:lpm_ff_component|dffs[0..7] ; Stuck at GND due to stuck port clock_enable ;
; RF:RF_block|r3[0]                               ; Lost fanout                                 ;
; RF:RF_block|r2[0..7]                            ; Lost fanout                                 ;
; RF:RF_block|r3[1..7]                            ; Lost fanout                                 ;
; FSM:Control|state.c3_nop                        ; Lost fanout                                 ;
; FSM:Control|state~5                             ; Lost fanout                                 ;
; FSM:Control|state~6                             ; Lost fanout                                 ;
; FSM:Control|state~7                             ; Lost fanout                                 ;
; FSM:Control|state~8                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 37          ;                                             ;
+-------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+----------------------------------------------+--------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal             ; Registers Removed due to This Register ;
+----------------------------------------------+--------------------------------+----------------------------------------+
; registers:R2|lpm_ff:lpm_ff_component|dffs[7] ; Stuck at GND                   ; RF:RF_block|r2[7], RF:RF_block|r3[7]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[6] ; Stuck at GND                   ; RF:RF_block|r2[6], RF:RF_block|r3[6]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[5] ; Stuck at GND                   ; RF:RF_block|r2[5], RF:RF_block|r3[5]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[4] ; Stuck at GND                   ; RF:RF_block|r2[4], RF:RF_block|r3[4]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[3] ; Stuck at GND                   ; RF:RF_block|r2[3], RF:RF_block|r3[3]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[2] ; Stuck at GND                   ; RF:RF_block|r2[2], RF:RF_block|r3[2]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[1] ; Stuck at GND                   ; RF:RF_block|r2[1], RF:RF_block|r3[1]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
; registers:R2|lpm_ff:lpm_ff_component|dffs[0] ; Stuck at GND                   ; RF:RF_block|r3[0], RF:RF_block|r2[0]   ;
;                                              ; due to stuck port clock_enable ;                                        ;
+----------------------------------------------+--------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 82    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle|Mux1               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle|Mux3               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle|Mux0               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |multicycle|FSM:Control|state  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |multicycle|ALU:ALU|tmp_out[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component|altsyncram_maf2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:Control ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; reset_s        ; 00000 ; Unsigned Binary                 ;
; c1             ; 00001 ; Unsigned Binary                 ;
; c2             ; 00010 ; Unsigned Binary                 ;
; c3_asn         ; 00011 ; Unsigned Binary                 ;
; c4_asnsh       ; 00100 ; Unsigned Binary                 ;
; c3_shift       ; 00101 ; Unsigned Binary                 ;
; c3_ori         ; 00110 ; Unsigned Binary                 ;
; c4_ori         ; 00111 ; Unsigned Binary                 ;
; c5_ori         ; 01000 ; Unsigned Binary                 ;
; c3_load        ; 01001 ; Unsigned Binary                 ;
; c4_load        ; 01010 ; Unsigned Binary                 ;
; c3_store       ; 01011 ; Unsigned Binary                 ;
; c3_bpz         ; 01100 ; Unsigned Binary                 ;
; c3_bz          ; 01101 ; Unsigned Binary                 ;
; c3_bnz         ; 01110 ; Unsigned Binary                 ;
; c3_nop         ; 01111 ; Unsigned Binary                 ;
; c3_stop        ; 10000 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; wk1test1.mif         ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_maf2      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2o1s:RwSel_mux|lpm_mux:lpm_mux_component ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 2         ; Signed Integer                                      ;
; LPM_SIZE               ; 2         ; Signed Integer                                      ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                      ;
; LPM_PIPELINE           ; 0         ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_qjc   ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:IR_reg|lpm_ff:lpm_ff_component ;
+------------------------+-----------+--------------------------------------------------+
; Parameter Name         ; Value     ; Type                                             ;
+------------------------+-----------+--------------------------------------------------+
; LPM_WIDTH              ; 8         ; Signed Integer                                   ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                          ;
; LPM_FFTYPE             ; DFF       ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                          ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                   ;
+------------------------+-----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:MDR_reg|lpm_ff:lpm_ff_component ;
+------------------------+-----------+---------------------------------------------------+
; Parameter Name         ; Value     ; Type                                              ;
+------------------------+-----------+---------------------------------------------------+
; LPM_WIDTH              ; 8         ; Signed Integer                                    ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                           ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                           ;
; LPM_FFTYPE             ; DFF       ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                           ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                    ;
+------------------------+-----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:PC|lpm_ff:lpm_ff_component ;
+------------------------+-----------+----------------------------------------------+
; Parameter Name         ; Value     ; Type                                         ;
+------------------------+-----------+----------------------------------------------+
; LPM_WIDTH              ; 8         ; Signed Integer                               ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                               ;
+------------------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:R1|lpm_ff:lpm_ff_component ;
+------------------------+-----------+----------------------------------------------+
; Parameter Name         ; Value     ; Type                                         ;
+------------------------+-----------+----------------------------------------------+
; LPM_WIDTH              ; 8         ; Signed Integer                               ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                               ;
+------------------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:R2|lpm_ff:lpm_ff_component ;
+------------------------+-----------+----------------------------------------------+
; Parameter Name         ; Value     ; Type                                         ;
+------------------------+-----------+----------------------------------------------+
; LPM_WIDTH              ; 8         ; Signed Integer                               ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                               ;
+------------------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:ALUOut_reg|lpm_ff:lpm_ff_component ;
+------------------------+-----------+------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                 ;
+------------------------+-----------+------------------------------------------------------+
; LPM_WIDTH              ; 8         ; Signed Integer                                       ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                              ;
; LPM_FFTYPE             ; DFF       ; Untyped                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                              ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                       ;
+------------------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2o1s:R1Sel_mux|lpm_mux:lpm_mux_component ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 2         ; Signed Integer                                      ;
; LPM_SIZE               ; 2         ; Signed Integer                                      ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                      ;
; LPM_PIPELINE           ; 0         ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_qjc   ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component ;
+------------------------+-----------+-------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                  ;
+------------------------+-----------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 8         ; Signed Integer                                        ;
; LPM_SIZE               ; 2         ; Signed Integer                                        ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                        ;
; LPM_PIPELINE           ; 0         ; Untyped                                               ;
; CBXI_PARAMETER         ; mux_0kc   ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                               ;
+------------------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:RegMux|lpm_mux:lpm_mux_component ;
+------------------------+-----------+--------------------------------------------------+
; Parameter Name         ; Value     ; Type                                             ;
+------------------------+-----------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 8         ; Signed Integer                                   ;
; LPM_SIZE               ; 2         ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_0kc   ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                          ;
+------------------------+-----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3to1:ALU1_mux|lpm_mux:lpm_mux_component ;
+------------------------+-----------+----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                               ;
+------------------------+-----------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8         ; Signed Integer                                     ;
; LPM_SIZE               ; 3         ; Signed Integer                                     ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0         ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_2kc   ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                            ;
+------------------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5to1:ALU2_mux|lpm_mux:lpm_mux_component ;
+------------------------+-----------+----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                               ;
+------------------------+-----------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8         ; Signed Integer                                     ;
; LPM_SIZE               ; 5         ; Signed Integer                                     ;
; LPM_WIDTHS             ; 3         ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0         ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_5kc   ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                            ;
+------------------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sExtend:SE4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 8                                                               ;
;     -- NUMWORDS_B                         ; 256                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                        ;
+-------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux5to1:ALU2_mux"   ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; data1x[7..2] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux2o1s:R1Sel_mux" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; data1x[1] ; Input ; Info     ; Stuck at GND   ;
; data1x[0] ; Input ; Info     ; Stuck at VCC   ;
+-----------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RF:RF_block"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "memory:DataMem|mux2to1_8bit:b2v_inst3" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; data0x ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:DataMem|DualMem:b2v_inst"                                                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:Control"                                                                                                                                                              ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU1     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; OpASel   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; OpABLoad ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 82                          ;
;     CLR               ; 17                          ;
;     ENA CLR           ; 40                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 17                          ;
; arriav_lcell_comb     ; 186                         ;
;     arith             ; 24                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 3                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 161                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 54                          ;
;         5 data inputs ; 21                          ;
;         6 data inputs ; 46                          ;
; boundary_port         ; 45                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Nov 14 18:51:10 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/FSM.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/RF.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: registers File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/registers.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1.v
    Info (12023): Found entity 1: mux5to1 File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux5to1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1.v
    Info (12023): Found entity 1: mux3to1 File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux3to1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file mux2o1s.v
    Info (12023): Found entity 1: mux2o1s File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2o1s.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.v
    Info (12023): Found entity 1: multicycle File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/memory.v Line: 19
Info (12021): Found 3 design units, including 3 entities, in source file hex.v
    Info (12023): Found entity 1: chooseHEXs File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/HEX.v Line: 29
    Info (12023): Found entity 2: HEXs File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/HEX.v Line: 59
    Info (12023): Found entity 3: HEX File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/HEX.v Line: 82
Info (12021): Found 2 design units, including 2 entities, in source file extend.v
    Info (12023): Found entity 1: zExtend File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/extend.v Line: 29
    Info (12023): Found entity 2: sExtend File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/extend.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/DataMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/ALU.v Line: 23
Info (12127): Elaborating entity "multicycle" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at multicycle.v(220): truncated value with size 32 to match size of target (16) File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 220
Warning (10230): Verilog HDL assignment warning at multicycle.v(247): truncated value with size 2 to match size of target (1) File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 247
Info (12128): Elaborating entity "HEXs" for hierarchy "HEXs:HEX_display" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 85
Info (12128): Elaborating entity "HEX" for hierarchy "HEXs:HEX_display|HEX:hex4" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/HEX.v Line: 75
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:Control" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 113
Warning (10034): Output port "RwSel" at FSM.v(35) has no driver File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/FSM.v Line: 35
Warning (10034): Output port "R1Sel" at FSM.v(36) has no driver File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/FSM.v Line: 36
Warning (10034): Output port "R1R2Load" at FSM.v(37) has no driver File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/FSM.v Line: 37
Info (12128): Elaborating entity "memory" for hierarchy "memory:DataMem" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 118
Warning (12125): Using design file dualmem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DualMem File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/dualmem.v Line: 39
Info (12128): Elaborating entity "DualMem" for hierarchy "memory:DataMem|DualMem:b2v_inst" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/memory.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/dualmem.v Line: 88
Info (12130): Elaborated megafunction instantiation "memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/dualmem.v Line: 88
Info (12133): Instantiated megafunction "memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/dualmem.v Line: 88
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "wk1test1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_maf2.tdf
    Info (12023): Found entity 1: altsyncram_maf2 File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/altsyncram_maf2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_maf2" for hierarchy "memory:DataMem|DualMem:b2v_inst|altsyncram:altsyncram_component|altsyncram_maf2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file mux2to1_8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2to1_8bit File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1_8bit.v Line: 3
Info (12128): Elaborating entity "mux2to1_8bit" for hierarchy "memory:DataMem|mux2to1_8bit:b2v_inst3" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/memory.v Line: 67
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 124
Info (12128): Elaborating entity "mux2o1s" for hierarchy "mux2o1s:RwSel_mux" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 130
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux2o1s:RwSel_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2o1s.v Line: 65
Info (12130): Elaborated megafunction instantiation "mux2o1s:RwSel_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2o1s.v Line: 65
Info (12133): Instantiated megafunction "mux2o1s:RwSel_mux|lpm_mux:lpm_mux_component" with the following parameter: File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2o1s.v Line: 65
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "2"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf
    Info (12023): Found entity 1: mux_qjc File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_qjc.tdf Line: 23
Info (12128): Elaborating entity "mux_qjc" for hierarchy "mux2o1s:RwSel_mux|lpm_mux:lpm_mux_component|mux_qjc:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "RF" for hierarchy "RF:RF_block" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 137
Info (12128): Elaborating entity "registers" for hierarchy "registers:IR_reg" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 143
Info (12128): Elaborating entity "lpm_ff" for hierarchy "registers:IR_reg|lpm_ff:lpm_ff_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/registers.v Line: 66
Info (12130): Elaborated megafunction instantiation "registers:IR_reg|lpm_ff:lpm_ff_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/registers.v Line: 66
Info (12133): Instantiated megafunction "registers:IR_reg|lpm_ff:lpm_ff_component" with the following parameter: File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/registers.v Line: 66
    Info (12134): Parameter "lpm_fftype" = "DFF"
    Info (12134): Parameter "lpm_type" = "LPM_FF"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:AddrSel_mux" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 178
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1.v Line: 65
Info (12130): Elaborated megafunction instantiation "mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1.v Line: 65
Info (12133): Instantiated megafunction "mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component" with the following parameter: File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux2to1.v Line: 65
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf
    Info (12023): Found entity 1: mux_0kc File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_0kc.tdf Line: 23
Info (12128): Elaborating entity "mux_0kc" for hierarchy "mux2to1:AddrSel_mux|lpm_mux:lpm_mux_component|mux_0kc:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux3to1" for hierarchy "mux3to1:ALU1_mux" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 189
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux3to1:ALU1_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux3to1.v Line: 69
Info (12130): Elaborated megafunction instantiation "mux3to1:ALU1_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux3to1.v Line: 69
Info (12133): Instantiated megafunction "mux3to1:ALU1_mux|lpm_mux:lpm_mux_component" with the following parameter: File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux3to1.v Line: 69
    Info (12134): Parameter "lpm_size" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2kc.tdf
    Info (12023): Found entity 1: mux_2kc File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_2kc.tdf Line: 23
Info (12128): Elaborating entity "mux_2kc" for hierarchy "mux3to1:ALU1_mux|lpm_mux:lpm_mux_component|mux_2kc:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux5to1" for hierarchy "mux5to1:ALU2_mux" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 195
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux5to1:ALU2_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux5to1.v Line: 72
Info (12130): Elaborated megafunction instantiation "mux5to1:ALU2_mux|lpm_mux:lpm_mux_component" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux5to1.v Line: 72
Info (12133): Instantiated megafunction "mux5to1:ALU2_mux|lpm_mux:lpm_mux_component" with the following parameter: File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/mux5to1.v Line: 72
    Info (12134): Parameter "lpm_size" = "5"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5kc.tdf
    Info (12023): Found entity 1: mux_5kc File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/db/mux_5kc.tdf Line: 23
Info (12128): Elaborating entity "mux_5kc" for hierarchy "mux5to1:ALU2_mux|lpm_mux:lpm_mux_component|mux_5kc:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "sExtend" for hierarchy "sExtend:SE4" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 197
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE3" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 198
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE5" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 199
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU1[1]" is missing source, defaulting to GND File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 56
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU1[1]" is missing source, defaulting to GND File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 56
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/output_files/multicycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 35
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/multicycle.v Line: 35
Info (21057): Implemented 288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 235 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 901 megabytes
    Info: Processing ended: Sat Nov 14 18:51:22 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Rohan/OneDrive/Documents/ECE_352_starter_project/multicycle/multicycle/output_files/multicycle.map.smsg.


