INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/notgatex8/ipshared/0952/notgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/notgatex8/ip/notgatex8_notgate_0_0/sim/notgatex8_notgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgatex8_notgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/notgatex8/sim/notgatex8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgatex8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/xorgatex8/ipshared/2d80/sources_1/new/xorgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/xorgatex8/ip/xorgatex8_xorgate_0_0/sim/xorgatex8_xorgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgatex8_xorgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/xorgatex8/sim/xorgatex8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgatex8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ipshared/09df/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgatex8_andgate_0_0
WARNING: [VRFC 10-2581] 4294967295 as 32-bit signed integer overflows, using -1 instead [F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v:72]
WARNING: [VRFC 10-2581] 4294967295 as 32-bit signed integer overflows, using -1 instead [F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v:73]
WARNING: [VRFC 10-2581] 4294967295 as 32-bit signed integer overflows, using -1 instead [F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v:74]
WARNING: [VRFC 10-2581] 4294967295 as 32-bit signed integer overflows, using -1 instead [F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v:75]
WARNING: [VRFC 10-2581] 4294967295 as 32-bit signed integer overflows, using -1 instead [F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v:76]
WARNING: [VRFC 10-2581] 4294967295 as 32-bit signed integer overflows, using -1 instead [F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/ip/andgatex8_andgate_0_0/sim/andgatex8_andgate_0_0.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/andgatex8/sim/andgatex8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgatex8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/orgatex8/ipshared/ceda/orgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/orgatex8/ip/orgatex8_orgate_0_0/sim/orgatex8_orgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgatex8_orgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/orgatex8/sim/orgatex8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgatex8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/addsubx8/ipshared/79aa/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/addsubx8/ip/addsubx8_addsub_0_0/sim/addsubx8_addsub_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsubx8_addsub_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.ip_user_files/bd/addsubx8/sim/addsubx8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsubx8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sources_1/new/ALUx8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUx8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sources_1/bd/addsubx8/hdl/addsubx8_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsubx8_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sources_1/bd/andgatex8/hdl/andgatex8_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgatex8_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sources_1/bd/notgatex8/hdl/notgatex8_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgatex8_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sources_1/bd/orgatex8/hdl/orgatex8_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgatex8_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sources_1/bd/xorgatex8/hdl/xorgatex8_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgatex8_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_9/ALU/ALU.srcs/sim_1/new/sim_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ALU
