// Seed: 534812407
module module_0;
  supply0 id_2 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  logic id_2,
    output logic id_3,
    input  tri1  id_4,
    input  wor   id_5,
    output tri   id_6
);
  always
  fork
    id_3 <= id_2;
    id_8;
    #1 id_3 = 1 * 1 + 1 + 1 / id_1 - id_1;
  join
  id_9(
      .id_0((1 != 1)), .id_1(1), .id_2(1), .id_3(1)
  );
  tri   id_10;
  wire  id_11;
  uwire id_12 = id_10;
  assign id_12 = id_4 ? 1 : 1'h0;
  assign id_10 = id_10;
  wire id_13;
  module_0();
  wire id_14;
  tri0 id_15 = 1'h0, id_16;
  wire id_17, id_18, id_19, id_20, id_21;
endmodule
