--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 864 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.416ns.
--------------------------------------------------------------------------------
Slack:                  14.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.741 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y54.SR      net (fanout=12)       4.311   M_reset_cond_out
    SLICE_X16Y54.CLK     Tsrck                 0.470   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (0.988ns logic, 4.311ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  14.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.741 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y54.SR      net (fanout=12)       4.311   M_reset_cond_out
    SLICE_X16Y54.CLK     Tsrck                 0.461   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.979ns logic, 4.311ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  14.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.741 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y54.SR      net (fanout=12)       4.311   M_reset_cond_out
    SLICE_X16Y54.CLK     Tsrck                 0.450   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (0.968ns logic, 4.311ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  14.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.741 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y54.SR      net (fanout=12)       4.311   M_reset_cond_out
    SLICE_X16Y54.CLK     Tsrck                 0.428   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (0.946ns logic, 4.311ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  14.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.738 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y56.SR      net (fanout=12)       4.194   M_reset_cond_out
    SLICE_X16Y56.CLK     Tsrck                 0.470   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_39
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.988ns logic, 4.194ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  14.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.738 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y56.SR      net (fanout=12)       4.194   M_reset_cond_out
    SLICE_X16Y56.CLK     Tsrck                 0.461   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_38
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (0.979ns logic, 4.194ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  14.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.738 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y56.SR      net (fanout=12)       4.194   M_reset_cond_out
    SLICE_X16Y56.CLK     Tsrck                 0.450   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_37
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (0.968ns logic, 4.194ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  14.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (0.738 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y56.SR      net (fanout=12)       4.194   M_reset_cond_out
    SLICE_X16Y56.CLK     Tsrck                 0.428   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_36
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (0.946ns logic, 4.194ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  14.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.111ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.743 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y53.SR      net (fanout=12)       4.123   M_reset_cond_out
    SLICE_X16Y53.CLK     Tsrck                 0.470   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (0.988ns logic, 4.123ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  14.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.743 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y53.SR      net (fanout=12)       4.123   M_reset_cond_out
    SLICE_X16Y53.CLK     Tsrck                 0.461   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (0.979ns logic, 4.123ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.743 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y53.SR      net (fanout=12)       4.123   M_reset_cond_out
    SLICE_X16Y53.CLK     Tsrck                 0.450   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.968ns logic, 4.123ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  14.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.743 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y53.SR      net (fanout=12)       4.123   M_reset_cond_out
    SLICE_X16Y53.CLK     Tsrck                 0.428   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (0.946ns logic, 4.123ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  14.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.739 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=12)       3.973   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.470   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_35
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (0.988ns logic, 3.973ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.952ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.739 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=12)       3.973   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.461   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_34
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.979ns logic, 3.973ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  14.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.739 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=12)       3.973   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.450   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_33
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.968ns logic, 3.973ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  14.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.739 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=12)       3.973   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.428   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (0.946ns logic, 3.973ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y52.SR      net (fanout=12)       3.930   M_reset_cond_out
    SLICE_X16Y52.CLK     Tsrck                 0.470   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (0.988ns logic, 3.930ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  14.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y52.SR      net (fanout=12)       3.930   M_reset_cond_out
    SLICE_X16Y52.CLK     Tsrck                 0.461   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (0.979ns logic, 3.930ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y52.SR      net (fanout=12)       3.930   M_reset_cond_out
    SLICE_X16Y52.CLK     Tsrck                 0.450   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.968ns logic, 3.930ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y52.SR      net (fanout=12)       3.930   M_reset_cond_out
    SLICE_X16Y52.CLK     Tsrck                 0.428   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (0.946ns logic, 3.930ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.750 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y48.SR      net (fanout=12)       3.793   M_reset_cond_out
    SLICE_X12Y48.CLK     Tsrck                 0.470   M_ctr_q_11
                                                       ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.988ns logic, 3.793ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.750 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y48.SR      net (fanout=12)       3.793   M_reset_cond_out
    SLICE_X12Y48.CLK     Tsrck                 0.461   M_ctr_q_11
                                                       ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.979ns logic, 3.793ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  15.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.750 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y48.SR      net (fanout=12)       3.793   M_reset_cond_out
    SLICE_X12Y48.CLK     Tsrck                 0.450   M_ctr_q_11
                                                       ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.968ns logic, 3.793ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  15.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.750 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y48.SR      net (fanout=12)       3.793   M_reset_cond_out
    SLICE_X12Y48.CLK     Tsrck                 0.428   M_ctr_q_11
                                                       ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (0.946ns logic, 3.793ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  15.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.748 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y51.SR      net (fanout=12)       3.736   M_reset_cond_out
    SLICE_X16Y51.CLK     Tsrck                 0.470   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (0.988ns logic, 3.736ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.688 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y47.SR      net (fanout=12)       3.605   M_reset_cond_out
    SLICE_X12Y47.CLK     Tsrck                 0.470   M_ctr_q_7
                                                       ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (0.988ns logic, 3.605ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.688 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y47.SR      net (fanout=12)       3.605   M_reset_cond_out
    SLICE_X12Y47.CLK     Tsrck                 0.461   M_ctr_q_7
                                                       ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (0.979ns logic, 3.605ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.748 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y50.SR      net (fanout=12)       3.662   M_reset_cond_out
    SLICE_X12Y50.CLK     Tsrck                 0.461   M_ctr_value[2]
                                                       ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (0.979ns logic, 3.662ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.688 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y47.SR      net (fanout=12)       3.605   M_reset_cond_out
    SLICE_X12Y47.CLK     Tsrck                 0.450   M_ctr_q_7
                                                       ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.968ns logic, 3.605ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.748 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y50.SR      net (fanout=12)       3.662   M_reset_cond_out
    SLICE_X12Y50.CLK     Tsrck                 0.450   M_ctr_value[2]
                                                       ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.968ns logic, 3.662ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_led_23_OBUF/CLK0
  Logical resource: mystate/M_state_q/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_led_23_OBUF/SR
  Logical resource: mystate/M_state_q/SR
  Location pin: ILOGIC_X9Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[2]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[2]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[2]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[19]/CLK
  Logical resource: mystate/autoab/M_ctr_q_19/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_20/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_21/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_22/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_23/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_24/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_25/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_26/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.416|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 864 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   5.416ns{1}   (Maximum frequency: 184.638MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 17:00:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



