<!DOCTYPE html><html class="hide-aside" lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>FROM VPR TO OPENFPGA | narutozxp</title><meta name="keywords" content="OPENFPGA"><meta name="author" content="narutozxp"><meta name="copyright" content="narutozxp"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="description test">
<meta property="og:type" content="article">
<meta property="og:title" content="FROM VPR TO OPENFPGA">
<meta property="og:url" content="https://www.narutozxp.top/2022/06/06/FROM-VPR-TO-OPENFPGA/index.html">
<meta property="og:site_name" content="narutozxp">
<meta property="og:description" content="description test">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.narutozxp.top/img/34.webp">
<meta property="article:published_time" content="2022-06-06T09:19:14.000Z">
<meta property="article:modified_time" content="2022-06-07T07:16:45.000Z">
<meta property="article:author" content="narutozxp">
<meta property="article:tag" content="OPENFPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.narutozxp.top/img/34.webp"><link rel="shortcut icon" href="/img/myself.webp"><link rel="canonical" href="https://www.narutozxp.top/2022/06/06/FROM-VPR-TO-OPENFPGA/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//fonts.googleapis.com" crossorigin=""/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@6.1/dist/fancybox/fancybox.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Great%20Vibes" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FROM VPR TO OPENFPGA',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-06-07 07:16:45'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css" integrity="sha384-AfEj0r4/OFrOo5t7NnNe46zW/tFgW6x/bCJG8FqQCEo3+Aro6EYUG4+cU+KJWu/X" crossorigin="anonymous"> <script defer src="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.js" integrity="sha384-g7c+Jr9ZivxKLnZTDUhnkOnsh30B4H0rpLUpJ4jAIKs4fnJI+sEnkvrMWph2EDg4" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/contrib/auto-render.min.js" integrity="sha384-mll67QQFJfxn0IYznZYonOWZ644AWYC+Pt2cHqMaRhXVrursRwvLnLaebdGIlYNa" crossorigin="anonymous"></script> <link rel="stylesheet" href="/css/custom.css"> <link rel="stylesheet" href="/css/font.css"> <script src="https://wavedrom.com/wavedrom.min.js" type="text/javascript"></script> <script src="https://wavedrom.com/skins/default.js" type="text/javascript"></script> <script src="https://wavedrom.com/skins/dark.js" type="text/javascript"></script> <script src="https://wavedrom.com/skins/narrow.js" type="text/javascript"></script> <script src="https://wavedrom.com/skins/lowkey.js" type="text/javascript"></script> <script src="https://cdn.jsdelivr.net/npm/echarts/dist/echarts.min.js" type="text/javascript"></script> <script src="https://cdn.jsdelivr.net/npm/echarts-gl/dist/echarts-gl.min.js" type="text/javascript"></script> <script data-pjax src="https://cdn.jsdelivr.net/npm/abcjs/dist/abcjs-basic-min.js" type="text/javascript"></script> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/abcjs/abcjs-audio.css"/> <script defer data-pjax src="https://cn.vercount.one/js" type="text/javascript"></script>
<script data-pjax type="text/javascript"> WaveDrom.ProcessAll(); mermaid.run(); </script> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lxgw-wenkai-screen-webfont@1.5.0/style.css" /> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/aplayer/dist/APlayer.min.css"> <script src="https://cdn.jsdelivr.net/npm/aplayer/dist/APlayer.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/meting@2/dist/Meting.min.js"></script> <meting-js id="2217718183" server="netease" type="playlist" autoplay = "false" api = "https://v.iarc.top/?server=:server&type=:type&id=:id&r=:r" mini = "true" fixed = "true" loop = "all" order = 'random' list-folded = "true"> </meting-js><!-- hexo injector head_end start --><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/font-awesome-animation.min.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/tag_plugins.css" media="defer" onload="this.media='all'"><script src="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/carousel-touch.js"></script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/myself.webp" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">23</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">25</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">10</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/34.webp')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">narutozxp</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FROM VPR TO OPENFPGA</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-06-06T09:19:14.000Z" title="发表于 2022-06-06 09:19:14">2022-06-06</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-06-07T07:16:45.000Z" title="更新于 2022-06-07 07:16:45">2022-06-07</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/CAD/">CAD</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">6.2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>35分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FROM VPR TO OPENFPGA"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="原始的vpr架构">原始的VPR架构</h1>
<p>原始的VPR架构如图所示，是一个同构的FPGA，仅仅只包含CLB(包含四个BLE，和一个全连接的crossbar)和IO。其中每个BLE包含一个四输入的查找表、一个触发器以及一个二选一多路选择器。除此之外，该架构的互联部分采取的长度为1的导线，并且通过（Wilton开关快进行互联）</p>
<p><img src="https://openfpga.readthedocs.io/en/latest/_images/k4n4_arch.png" alt="K4N4 FPGA Architecture"></p>
<figure class="highlight xml"><figcaption><span>orign VPR architecture</span></figcaption><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">&lt;!-- </span></span><br><span class="line"><span class="comment"> Architecture file translated from ifar repository N04K04L01.FC15FO25.AREA1DELAY1.CMOS90NM.BPTM</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment"> Simple architecture file consisting of clusters of 4 BLEs, each BLE contains a 4-LUT+FF pair.  Delay models from 90nm PTM.</span></span><br><span class="line"><span class="comment">--&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">architecture</span>&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- </span></span><br><span class="line"><span class="comment">       ODIN II specific config begins </span></span><br><span class="line"><span class="comment">       Describes the types of user-specified netlist blocks (in blif, this corresponds to </span></span><br><span class="line"><span class="comment">       &quot;.model [type_of_block]&quot;) that this architecture supports.</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">       <span class="doctag">Note:</span> Basic LUTs, I/Os, and flip-flops are not included here as there are </span></span><br><span class="line"><span class="comment">       already special structures in blif (.names, .input, .output, and .latch) </span></span><br><span class="line"><span class="comment">       that describe them.</span></span><br><span class="line"><span class="comment">  --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">models</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">models</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">tiles</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">tile</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">sub_tile</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span> <span class="attr">capacity</span>=<span class="string">&quot;3&quot;</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">equivalent_sites</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">site</span> <span class="attr">pb_type</span>=<span class="string">&quot;io&quot;</span> <span class="attr">pin_mapping</span>=<span class="string">&quot;direct&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">equivalent_sites</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clock&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">fc</span> <span class="attr">in_type</span>=<span class="string">&quot;frac&quot;</span> <span class="attr">in_val</span>=<span class="string">&quot;1.0&quot;</span> <span class="attr">out_type</span>=<span class="string">&quot;frac&quot;</span> <span class="attr">out_val</span>=<span class="string">&quot;0.25&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">pinlocations</span> <span class="attr">pattern</span>=<span class="string">&quot;custom&quot;</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">loc</span> <span class="attr">side</span>=<span class="string">&quot;left&quot;</span>&gt;</span>io.outpad io.inpad io.clock<span class="tag">&lt;/<span class="name">loc</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">loc</span> <span class="attr">side</span>=<span class="string">&quot;top&quot;</span>&gt;</span>io.outpad io.inpad io.clock<span class="tag">&lt;/<span class="name">loc</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">loc</span> <span class="attr">side</span>=<span class="string">&quot;right&quot;</span>&gt;</span>io.outpad io.inpad io.clock<span class="tag">&lt;/<span class="name">loc</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">loc</span> <span class="attr">side</span>=<span class="string">&quot;bottom&quot;</span>&gt;</span>io.outpad io.inpad io.clock<span class="tag">&lt;/<span class="name">loc</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">pinlocations</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;/<span class="name">sub_tile</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">tile</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">tile</span> <span class="attr">name</span>=<span class="string">&quot;clb&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">sub_tile</span> <span class="attr">name</span>=<span class="string">&quot;clb&quot;</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">equivalent_sites</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">site</span> <span class="attr">pb_type</span>=<span class="string">&quot;clb&quot;</span> <span class="attr">pin_mapping</span>=<span class="string">&quot;direct&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">equivalent_sites</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;I&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;10&quot;</span> <span class="attr">equivalent</span>=<span class="string">&quot;full&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;O&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;4&quot;</span> <span class="attr">equivalent</span>=<span class="string">&quot;instance&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">fc</span> <span class="attr">in_type</span>=<span class="string">&quot;frac&quot;</span> <span class="attr">in_val</span>=<span class="string">&quot;0.15&quot;</span> <span class="attr">out_type</span>=<span class="string">&quot;frac&quot;</span> <span class="attr">out_val</span>=<span class="string">&quot;0.25&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">pinlocations</span> <span class="attr">pattern</span>=<span class="string">&quot;spread&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;/<span class="name">sub_tile</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">tile</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">tiles</span>&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- ODIN II specific config ends --&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- Physical descriptions begin --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">layout</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">auto_layout</span> <span class="attr">aspect_ratio</span>=<span class="string">&quot;1.000000&quot;</span>&gt;</span></span><br><span class="line">      <span class="comment">&lt;!--Perimeter of &#x27;io&#x27; blocks with &#x27;EMPTY&#x27; blocks at corners--&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">perimeter</span> <span class="attr">type</span>=<span class="string">&quot;io&quot;</span> <span class="attr">priority</span>=<span class="string">&quot;100&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">corners</span> <span class="attr">type</span>=<span class="string">&quot;EMPTY&quot;</span> <span class="attr">priority</span>=<span class="string">&quot;101&quot;</span>/&gt;</span></span><br><span class="line">      <span class="comment">&lt;!--Fill with &#x27;clb&#x27;--&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">fill</span> <span class="attr">type</span>=<span class="string">&quot;clb&quot;</span> <span class="attr">priority</span>=<span class="string">&quot;10&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">auto_layout</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">layout</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">device</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">sizing</span> <span class="attr">R_minW_nmos</span>=<span class="string">&quot;4220.930176&quot;</span> <span class="attr">R_minW_pmos</span>=<span class="string">&quot;11207.599609&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">area</span> <span class="attr">grid_logic_tile_area</span>=<span class="string">&quot;2229.320068&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">chan_width_distr</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">x</span> <span class="attr">distr</span>=<span class="string">&quot;uniform&quot;</span> <span class="attr">peak</span>=<span class="string">&quot;1.000000&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">y</span> <span class="attr">distr</span>=<span class="string">&quot;uniform&quot;</span> <span class="attr">peak</span>=<span class="string">&quot;1.000000&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">chan_width_distr</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">switch_block</span> <span class="attr">type</span>=<span class="string">&quot;wilton&quot;</span> <span class="attr">fs</span>=<span class="string">&quot;3&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">connection_block</span> <span class="attr">input_switch_name</span>=<span class="string">&quot;ipin_cblock&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">device</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">switchlist</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">switch</span> <span class="attr">type</span>=<span class="string">&quot;mux&quot;</span> <span class="attr">name</span>=<span class="string">&quot;0&quot;</span> <span class="attr">R</span>=<span class="string">&quot;0.000000&quot;</span> <span class="attr">Cin</span>=<span class="string">&quot;0.000000e+00&quot;</span> <span class="attr">Cout</span>=<span class="string">&quot;0.000000e+00&quot;</span> <span class="attr">Tdel</span>=<span class="string">&quot;6.244000e-11&quot;</span> <span class="attr">mux_trans_size</span>=<span class="string">&quot;1.835460&quot;</span> <span class="attr">buf_size</span>=<span class="string">&quot;10.498600&quot;</span>/&gt;</span></span><br><span class="line">    <span class="comment">&lt;!--switch ipin_cblock resistance set to yeild for 4x minimum drive strength buffer--&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">switch</span> <span class="attr">type</span>=<span class="string">&quot;mux&quot;</span> <span class="attr">name</span>=<span class="string">&quot;ipin_cblock&quot;</span> <span class="attr">R</span>=<span class="string">&quot;1055.232544&quot;</span> <span class="attr">Cout</span>=<span class="string">&quot;0.&quot;</span> <span class="attr">Cin</span>=<span class="string">&quot;0.000000e+00&quot;</span> <span class="attr">Tdel</span>=<span class="string">&quot;8.045000e-11&quot;</span> <span class="attr">mux_trans_size</span>=<span class="string">&quot;0.983352&quot;</span> <span class="attr">buf_size</span>=<span class="string">&quot;auto&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">switchlist</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">segmentlist</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">segment</span> <span class="attr">freq</span>=<span class="string">&quot;1.000000&quot;</span> <span class="attr">length</span>=<span class="string">&quot;1&quot;</span> <span class="attr">type</span>=<span class="string">&quot;unidir&quot;</span> <span class="attr">Rmetal</span>=<span class="string">&quot;0.000000&quot;</span> <span class="attr">Cmetal</span>=<span class="string">&quot;0.000000e+00&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">mux</span> <span class="attr">name</span>=<span class="string">&quot;0&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">sb</span> <span class="attr">type</span>=<span class="string">&quot;pattern&quot;</span>&gt;</span>1 1<span class="tag">&lt;/<span class="name">sb</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">cb</span> <span class="attr">type</span>=<span class="string">&quot;pattern&quot;</span>&gt;</span>1<span class="tag">&lt;/<span class="name">cb</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">segment</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">segmentlist</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">complexblocklist</span>&gt;</span></span><br><span class="line">    <span class="comment">&lt;!-- Define I/O pads begin --&gt;</span></span><br><span class="line">    <span class="comment">&lt;!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA --&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clock&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- IOs can operate as either inputs or outputs.</span></span><br><span class="line"><span class="comment">	     Delays below come from Ian Kuon. They are small, so they should be interpreted as</span></span><br><span class="line"><span class="comment">	     the delays to and from registers in the I/O (and generally I/Os are registered </span></span><br><span class="line"><span class="comment">	     today and that is when you timing analyze them.</span></span><br><span class="line"><span class="comment">	     --&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">mode</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.input&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">input</span>=<span class="string">&quot;inpad.inpad&quot;</span> <span class="attr">output</span>=<span class="string">&quot;io.inpad&quot;</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;9.492000e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;inpad.inpad&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;io.inpad&quot;</span>/&gt;</span></span><br><span class="line">          <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;/<span class="name">mode</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">mode</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.output&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">input</span>=<span class="string">&quot;io.outpad&quot;</span> <span class="attr">output</span>=<span class="string">&quot;outpad.outpad&quot;</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;2.675000e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;io.outpad&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;outpad.outpad&quot;</span>/&gt;</span></span><br><span class="line">          <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;/<span class="name">mode</span>&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- Every input pin is driven by 15% of the tracks in a channel, every output pin is driven by 10% of the tracks in a channel --&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- IOs go on the periphery of the FPGA, for consistency, </span></span><br><span class="line"><span class="comment">          make it physically equivalent on all sides so that only one definition of I/Os is needed.</span></span><br><span class="line"><span class="comment">          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA</span></span><br><span class="line"><span class="comment">        --&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- Place I/Os on the sides of the FPGA --&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">power</span> <span class="attr">method</span>=<span class="string">&quot;ignore&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">    <span class="comment">&lt;!-- Define I/O pads ends --&gt;</span></span><br><span class="line">    <span class="comment">&lt;!-- Define general purpose logic block (CLB) begin --&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;clb&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;I&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;10&quot;</span> <span class="attr">equivalent</span>=<span class="string">&quot;full&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;O&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;4&quot;</span> <span class="attr">equivalent</span>=<span class="string">&quot;instance&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- Describe basic logic element. --&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;fle&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;4&quot;</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;in&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;4&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;out&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">        <span class="comment">&lt;!-- 4-LUT mode definition begin --&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">mode</span> <span class="attr">name</span>=<span class="string">&quot;n1_lut4&quot;</span>&gt;</span></span><br><span class="line">          <span class="comment">&lt;!-- Define 4-LUT mode --&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;ble4&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;in&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;4&quot;</span>/&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;out&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">            <span class="comment">&lt;!-- Define LUT --&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;lut4&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.names&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span> <span class="attr">class</span>=<span class="string">&quot;lut&quot;</span>&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;in&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;4&quot;</span> <span class="attr">port_class</span>=<span class="string">&quot;lut_in&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;out&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span> <span class="attr">port_class</span>=<span class="string">&quot;lut_out&quot;</span>/&gt;</span></span><br><span class="line">              <span class="comment">&lt;!-- LUT timing using delay matrix --&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;max&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;lut4.in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;lut4.out&quot;</span>&gt;</span></span><br><span class="line">                2.253000e-10</span><br><span class="line">                2.253000e-10</span><br><span class="line">                2.253000e-10</span><br><span class="line">                2.253000e-10</span><br><span class="line">              <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">            <span class="comment">&lt;!-- Define flip-flop --&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;ff&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.latch&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span> <span class="attr">class</span>=<span class="string">&quot;flipflop&quot;</span>&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;D&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span> <span class="attr">port_class</span>=<span class="string">&quot;D&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;Q&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span> <span class="attr">port_class</span>=<span class="string">&quot;Q&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">clock</span> <span class="attr">name</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span> <span class="attr">port_class</span>=<span class="string">&quot;clock&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">T_setup</span> <span class="attr">value</span>=<span class="string">&quot;2.160000e-10&quot;</span> <span class="attr">port</span>=<span class="string">&quot;ff.D&quot;</span> <span class="attr">clock</span>=<span class="string">&quot;clk&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">T_clock_to_Q</span> <span class="attr">max</span>=<span class="string">&quot;1.426000e-10&quot;</span> <span class="attr">port</span>=<span class="string">&quot;ff.Q&quot;</span> <span class="attr">clock</span>=<span class="string">&quot;clk&quot;</span>/&gt;</span></span><br><span class="line">            <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;direct1&quot;</span> <span class="attr">input</span>=<span class="string">&quot;ble4.in&quot;</span> <span class="attr">output</span>=<span class="string">&quot;lut4[0:0].in&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;direct2&quot;</span> <span class="attr">input</span>=<span class="string">&quot;lut4.out&quot;</span> <span class="attr">output</span>=<span class="string">&quot;ff.D&quot;</span>&gt;</span></span><br><span class="line">                <span class="comment">&lt;!-- Advanced user option that tells CAD tool to find LUT+FF pairs in netlist --&gt;</span></span><br><span class="line">                <span class="tag">&lt;<span class="name">pack_pattern</span> <span class="attr">name</span>=<span class="string">&quot;ble6&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;lut4.out&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;ff.D&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;direct3&quot;</span> <span class="attr">input</span>=<span class="string">&quot;ble4.clk&quot;</span> <span class="attr">output</span>=<span class="string">&quot;ff.clk&quot;</span>/&gt;</span></span><br><span class="line">              <span class="tag">&lt;<span class="name">mux</span> <span class="attr">name</span>=<span class="string">&quot;mux1&quot;</span> <span class="attr">input</span>=<span class="string">&quot;ff.Q lut4.out&quot;</span> <span class="attr">output</span>=<span class="string">&quot;ble4.out&quot;</span>&gt;</span></span><br><span class="line">              <span class="tag">&lt;/<span class="name">mux</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;direct1&quot;</span> <span class="attr">input</span>=<span class="string">&quot;fle.in&quot;</span> <span class="attr">output</span>=<span class="string">&quot;ble4.in&quot;</span>/&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;direct2&quot;</span> <span class="attr">input</span>=<span class="string">&quot;ble4.out&quot;</span> <span class="attr">output</span>=<span class="string">&quot;fle.out[0:0]&quot;</span>/&gt;</span></span><br><span class="line">            <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;direct3&quot;</span> <span class="attr">input</span>=<span class="string">&quot;fle.clk&quot;</span> <span class="attr">output</span>=<span class="string">&quot;ble4.clk&quot;</span>/&gt;</span></span><br><span class="line">          <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">mode</span>&gt;</span></span><br><span class="line">        <span class="comment">&lt;!-- 4-LUT mode definition end --&gt;</span></span><br><span class="line">      <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">        <span class="comment">&lt;!-- We use a full crossbar to get logical equivalence at inputs of CLB  --&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">complete</span> <span class="attr">name</span>=<span class="string">&quot;crossbar&quot;</span> <span class="attr">input</span>=<span class="string">&quot;clb.I fle[3:0].out&quot;</span> <span class="attr">output</span>=<span class="string">&quot;fle[3:0].in&quot;</span>&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;5.735000e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;clb.I&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;fle[3:0].in&quot;</span>/&gt;</span></span><br><span class="line">          <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;5.428000e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;fle[3:0].out&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;fle[3:0].in&quot;</span>/&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">complete</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">complete</span> <span class="attr">name</span>=<span class="string">&quot;clks&quot;</span> <span class="attr">input</span>=<span class="string">&quot;clb.clk&quot;</span> <span class="attr">output</span>=<span class="string">&quot;fle[3:0].clk&quot;</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;/<span class="name">complete</span>&gt;</span></span><br><span class="line">        <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;clbouts1&quot;</span> <span class="attr">input</span>=<span class="string">&quot;fle[3:0].out&quot;</span> <span class="attr">output</span>=<span class="string">&quot;clb.O&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- Every input pin is driven by 15% of the tracks in a channel, every output pin is driven by 25% of the tracks in a channel --&gt;</span></span><br><span class="line">      <span class="comment">&lt;!-- Place this general purpose logic block in any unspecified column --&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">    <span class="comment">&lt;!-- Define general purpose logic block (CLB) ends --&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">complexblocklist</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">architecture</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h1 id="改变vpr架构">改变VPR架构</h1>
<h2 id="物理io模型">物理IO模型</h2>
<p>因为Open FPGA需要物理IO块，而不是抽象的VPR的IO模型，因此需要在<code>&lt;complexblocklist&gt;</code>标签下添加<code>&lt;pb_type name="io"&gt;</code>，如一下代码所示</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">&lt;!-- Define I/O pads begin --&gt;</span></span><br><span class="line"> <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line"></span><br><span class="line">   <span class="comment">&lt;!-- A mode denotes the physical implementation of an I/O</span></span><br><span class="line"><span class="comment">         This mode will not be used by packer but is mainly used for fabric verilog generation</span></span><br><span class="line"><span class="comment">     --&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">mode</span> <span class="attr">name</span>=<span class="string">&quot;physical&quot;</span> <span class="attr">packable</span>=<span class="string">&quot;false&quot;</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;iopad&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.subckt io&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">     <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">input</span>=<span class="string">&quot;io.outpad&quot;</span> <span class="attr">output</span>=<span class="string">&quot;iopad.outpad&quot;</span>&gt;</span></span><br><span class="line">         <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;1.394e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;io.outpad&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;iopad.outpad&quot;</span>/&gt;</span></span><br><span class="line">       <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">input</span>=<span class="string">&quot;iopad.inpad&quot;</span> <span class="attr">output</span>=<span class="string">&quot;io.inpad&quot;</span>&gt;</span></span><br><span class="line">         <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;4.243e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;iopad.inpad&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;io.inpad&quot;</span>/&gt;</span></span><br><span class="line">       <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;/<span class="name">mode</span>&gt;</span></span><br><span class="line"></span><br><span class="line">   <span class="comment">&lt;!-- Operating modes of I/O used by VPR</span></span><br><span class="line"><span class="comment">        IOs can operate as either inputs or outputs. --&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">mode</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.input&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">output</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">     <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">input</span>=<span class="string">&quot;inpad.inpad&quot;</span> <span class="attr">output</span>=<span class="string">&quot;io.inpad&quot;</span>&gt;</span></span><br><span class="line">         <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;9.492000e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;inpad.inpad&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;io.inpad&quot;</span>/&gt;</span></span><br><span class="line">       <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;/<span class="name">mode</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">mode</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">blif_model</span>=<span class="string">&quot;.output&quot;</span> <span class="attr">num_pb</span>=<span class="string">&quot;1&quot;</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">input</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">num_pins</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">     <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;<span class="name">interconnect</span>&gt;</span></span><br><span class="line">       <span class="tag">&lt;<span class="name">direct</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">input</span>=<span class="string">&quot;io.outpad&quot;</span> <span class="attr">output</span>=<span class="string">&quot;outpad.outpad&quot;</span>&gt;</span></span><br><span class="line">         <span class="tag">&lt;<span class="name">delay_constant</span> <span class="attr">max</span>=<span class="string">&quot;2.675000e-11&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;io.outpad&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;outpad.outpad&quot;</span>/&gt;</span></span><br><span class="line">       <span class="tag">&lt;/<span class="name">direct</span>&gt;</span></span><br><span class="line">     <span class="tag">&lt;/<span class="name">interconnect</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;/<span class="name">mode</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br></pre></td></tr></table></figure>
<p>与原始的XML相比，主要有以下几点变化：</p>
<ol type="1">
<li>添加了physical mode的IO，用于生成fabric网表</li>
<li>移除了IO的时钟端口（因为实际上是一个悬空端口）</li>
<li>在physical mode里面使用了属性<code>packable=false</code>，可以降低打包器的运行时间。</li>
</ol>
<p>由于上述的操作添加了新的BLIF模型<code>subckt io</code>，所以应该在<code>&lt;models&gt;</code>标签下添加一个新的IO模型。如下代码所示：</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">models</span>&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- A virtual model for I/O to be used in the physical mode of io block --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">model</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">input_ports</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">port</span> <span class="attr">name</span>=<span class="string">&quot;outpad&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">input_ports</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">output_ports</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">port</span> <span class="attr">name</span>=<span class="string">&quot;inpad&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">output_ports</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">models</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h2 id="tileable架构">Tileable架构</h2>
<p>OpenFPGA 确实支持细粒度的tileable的架构，tileable架构可快速生成网表，并通过后端流程实现高度优化的物理设计。为了使能tileable架构，应该将<code>tileable</code>属性添加到<code>&lt;layout&gt;</code>节点。通过启用此功能，将生成尽可能相同的所有开关块和连接块。因此，对于任何 FPGA 阵列大小，在网表中只生成 9 个独特的块。请参阅[<a target="_blank" rel="noopener" href="https://openfpga.readthedocs.io/en/latest/reference/#xtang-fpt-2019">TGAG19]</a>中的详细信息。</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">layout</span> <span class="attr">tileable</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h1 id="openfpga工艺架构">OPENFPGA工艺架构</h1>
<p>整个IOENFPGA的工艺架构组织如下：</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">openfpga_architecture</span>&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- Technology-related (device/transistor-level) information--&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">technology_library</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">technology_library</span>&gt;</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">&lt;!-- Circuit-level description --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">circuit_library</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">circuit_library</span>&gt;</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">&lt;!-- Configuration protocol definition --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">configuration_protocol</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">configuration_protocol</span>&gt;</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">&lt;!-- Annotation on VPR architecture modules --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">connection_block</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">connection_block</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">switch_block</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">switch_block</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">routing_segment</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">routing_segment</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type_annotations</span>&gt;</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="tag">&lt;/<span class="name">pb_type_annotations</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">openfpga_architecture</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h2 id="technology-library">technology library</h2>
<p>此部分包含了构建FPGA的晶体管级的信息，这对于FPGA-SPICE来生成网表来说是很重要的，但是如果不适用FPGA-SPICE，就可以提供虚拟的（dummy）technology library。</p>
<p>open-source ASU Predictive Technology Modeling (PTM) 45nm process library的xml描述如下所示：</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">technology_library</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">device_library</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">device_model</span> <span class="attr">name</span>=<span class="string">&quot;logic&quot;</span> <span class="attr">type</span>=<span class="string">&quot;transistor&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">lib</span> <span class="attr">type</span>=<span class="string">&quot;industry&quot;</span> <span class="attr">corner</span>=<span class="string">&quot;TOP_TT&quot;</span> <span class="attr">ref</span>=<span class="string">&quot;M&quot;</span> <span class="attr">path</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/tech/PTM_45nm/45nm.pm&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">design</span> <span class="attr">vdd</span>=<span class="string">&quot;0.9&quot;</span> <span class="attr">pn_ratio</span>=<span class="string">&quot;2&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">pmos</span> <span class="attr">name</span>=<span class="string">&quot;pch&quot;</span> <span class="attr">chan_length</span>=<span class="string">&quot;40e-9&quot;</span> <span class="attr">min_width</span>=<span class="string">&quot;140e-9&quot;</span> <span class="attr">variation</span>=<span class="string">&quot;logic_transistor_var&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">nmos</span> <span class="attr">name</span>=<span class="string">&quot;nch&quot;</span> <span class="attr">chan_length</span>=<span class="string">&quot;40e-9&quot;</span> <span class="attr">min_width</span>=<span class="string">&quot;140e-9&quot;</span> <span class="attr">variation</span>=<span class="string">&quot;logic_transistor_var&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">device_model</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">device_model</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span> <span class="attr">type</span>=<span class="string">&quot;transistor&quot;</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">lib</span> <span class="attr">type</span>=<span class="string">&quot;academia&quot;</span> <span class="attr">ref</span>=<span class="string">&quot;M&quot;</span> <span class="attr">path</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/tech/PTM_45nm/45nm.pm&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">design</span> <span class="attr">vdd</span>=<span class="string">&quot;2.5&quot;</span> <span class="attr">pn_ratio</span>=<span class="string">&quot;3&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">pmos</span> <span class="attr">name</span>=<span class="string">&quot;pch_25&quot;</span> <span class="attr">chan_length</span>=<span class="string">&quot;270e-9&quot;</span> <span class="attr">min_width</span>=<span class="string">&quot;320e-9&quot;</span> <span class="attr">variation</span>=<span class="string">&quot;io_transistor_var&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">nmos</span> <span class="attr">name</span>=<span class="string">&quot;nch_25&quot;</span> <span class="attr">chan_length</span>=<span class="string">&quot;270e-9&quot;</span> <span class="attr">min_width</span>=<span class="string">&quot;320e-9&quot;</span> <span class="attr">variation</span>=<span class="string">&quot;io_transistor_var&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">device_model</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">device_library</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">variation_library</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">variation</span> <span class="attr">name</span>=<span class="string">&quot;logic_transistor_var&quot;</span> <span class="attr">abs_deviation</span>=<span class="string">&quot;0.1&quot;</span> <span class="attr">num_sigma</span>=<span class="string">&quot;3&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">variation</span> <span class="attr">name</span>=<span class="string">&quot;io_transistor_var&quot;</span> <span class="attr">abs_deviation</span>=<span class="string">&quot;0.1&quot;</span> <span class="attr">num_sigma</span>=<span class="string">&quot;3&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">variation_library</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">technology_library</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h2 id="circuit-library">circuit library</h2>
<p>circuit library是架构描述的关键部件，包含了一系列的<code>&lt;circuit_model&gt;</code>，每一个都描述了FPGA部件是如何电路实现的。通常的实现过程中会先描述一部分原子模型，然后通过原子模型来描述基元模型，而基元模型则直接用来构建FPGA组件（LUT等）。</p>
<p>以下的参考代码描述了反相器、缓冲器以及传输门等原子逻辑：</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">&lt;!-- Atom circuit models begin--&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;inv_buf&quot;</span> <span class="attr">name</span>=<span class="string">&quot;INVTX1&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;INVTX1&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">topology</span>=<span class="string">&quot;inverter&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;rise&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;fall&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;inv_buf&quot;</span> <span class="attr">name</span>=<span class="string">&quot;buf4&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;buf4&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;false&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">topology</span>=<span class="string">&quot;buffer&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">num_level</span>=<span class="string">&quot;2&quot;</span> <span class="attr">f_per_stage</span>=<span class="string">&quot;4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;rise&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;fall&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;inv_buf&quot;</span> <span class="attr">name</span>=<span class="string">&quot;tap_buf4&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;tap_buf4&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;false&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">topology</span>=<span class="string">&quot;buffer&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">num_level</span>=<span class="string">&quot;3&quot;</span> <span class="attr">f_per_stage</span>=<span class="string">&quot;4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;rise&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;fall&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;pass_gate&quot;</span> <span class="attr">name</span>=<span class="string">&quot;TGATE&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;TGATE&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">topology</span>=<span class="string">&quot;transmission_gate&quot;</span> <span class="attr">nmos_size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">pmos_size</span>=<span class="string">&quot;2&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;sel&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;selb&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;rise&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in sel selb&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12 5e-12 5e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">delay_matrix</span> <span class="attr">type</span>=<span class="string">&quot;fall&quot;</span> <span class="attr">in_port</span>=<span class="string">&quot;in sel selb&quot;</span> <span class="attr">out_port</span>=<span class="string">&quot;out&quot;</span>&gt;</span></span><br><span class="line">    10e-12 5e-12 5e-12</span><br><span class="line">  <span class="tag">&lt;/<span class="name">delay_matrix</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;chan_wire&quot;</span> <span class="attr">name</span>=<span class="string">&quot;chan_segment&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;track_seg&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">wire_param</span> <span class="attr">model_type</span>=<span class="string">&quot;pi&quot;</span> <span class="attr">R</span>=<span class="string">&quot;101&quot;</span> <span class="attr">C</span>=<span class="string">&quot;22.5e-15&quot;</span> <span class="attr">num_level</span>=<span class="string">&quot;1&quot;</span>/&gt;</span> <span class="comment">&lt;!-- model_type could be T, res_val and cap_val DON&#x27;T CARE --&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;wire&quot;</span> <span class="attr">name</span>=<span class="string">&quot;direct_interc&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;direct_interc&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">wire_param</span> <span class="attr">model_type</span>=<span class="string">&quot;pi&quot;</span> <span class="attr">R</span>=<span class="string">&quot;0&quot;</span> <span class="attr">C</span>=<span class="string">&quot;0&quot;</span> <span class="attr">num_level</span>=<span class="string">&quot;1&quot;</span>/&gt;</span> <span class="comment">&lt;!-- model_type could be T, res_val cap_val should be defined --&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="comment">&lt;!-- Atom circuit models end--&gt;</span></span><br></pre></td></tr></table></figure>
<p>在以下实例代码中描述了布线多路选择器、LUT以及IO cells等基元模型。其中<code>static_diff</code>、<code>sc_dff_compact</code>以及<code>iopad</code>需要手动指定Verilog网表，而其他电路模型则可以通过OpenFPGA自动生成。</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">&lt;!-- Primitive circuit models begin --&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;mux&quot;</span> <span class="attr">name</span>=<span class="string">&quot;mux_2level&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;mux_2level&quot;</span> <span class="attr">dump_structural_verilog</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">structure</span>=<span class="string">&quot;multi_level&quot;</span> <span class="attr">num_level</span>=<span class="string">&quot;2&quot;</span> <span class="attr">add_const_input</span>=<span class="string">&quot;true&quot;</span> <span class="attr">const_input_val</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pass_gate_logic</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;TGATE&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;mux&quot;</span> <span class="attr">name</span>=<span class="string">&quot;mux_2level_tapbuf&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;mux_2level_tapbuf&quot;</span> <span class="attr">dump_structural_verilog</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">structure</span>=<span class="string">&quot;multi_level&quot;</span> <span class="attr">num_level</span>=<span class="string">&quot;2&quot;</span> <span class="attr">add_const_input</span>=<span class="string">&quot;true&quot;</span> <span class="attr">const_input_val</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;tap_buf4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pass_gate_logic</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;TGATE&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;mux&quot;</span> <span class="attr">name</span>=<span class="string">&quot;mux_1level_tapbuf&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;mux_1level_tapbuf&quot;</span> <span class="attr">is_default</span>=<span class="string">&quot;true&quot;</span> <span class="attr">dump_structural_verilog</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span> <span class="attr">structure</span>=<span class="string">&quot;one_level&quot;</span> <span class="attr">add_const_input</span>=<span class="string">&quot;true&quot;</span> <span class="attr">const_input_val</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;tap_buf4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pass_gate_logic</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;TGATE&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="comment">&lt;!--DFF subckt ports should be defined as &lt;D&gt; &lt;Q&gt; &lt;CLK&gt; &lt;RESET&gt; &lt;SET&gt;  --&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;ff&quot;</span> <span class="attr">name</span>=<span class="string">&quot;static_dff&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;dff&quot;</span> <span class="attr">spice_netlist</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/SpiceNetlists/ff.sp&quot;</span> <span class="attr">verilog_netlist</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/VerilogNetlists/ff.v&quot;</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;D&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;set&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">is_global</span>=<span class="string">&quot;true&quot;</span> <span class="attr">default_val</span>=<span class="string">&quot;0&quot;</span> <span class="attr">is_set</span>=<span class="string">&quot;true&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;reset&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">is_global</span>=<span class="string">&quot;true&quot;</span> <span class="attr">default_val</span>=<span class="string">&quot;0&quot;</span> <span class="attr">is_reset</span>=<span class="string">&quot;true&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;Q&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;clock&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">is_global</span>=<span class="string">&quot;true&quot;</span> <span class="attr">default_val</span>=<span class="string">&quot;0&quot;</span> /&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;lut&quot;</span> <span class="attr">name</span>=<span class="string">&quot;lut4&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;lut4&quot;</span> <span class="attr">dump_structural_verilog</span>=<span class="string">&quot;true&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">lut_input_inverter</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">lut_input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;buf4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pass_gate_logic</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;TGATE&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;in&quot;</span> <span class="attr">size</span>=<span class="string">&quot;4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;out&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">size</span>=<span class="string">&quot;16&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="comment">&lt;!--Scan-chain DFF subckt ports should be defined as &lt;D&gt; &lt;Q&gt; &lt;Qb&gt; &lt;CLK&gt; &lt;RESET&gt; &lt;SET&gt;  --&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;ccff&quot;</span> <span class="attr">name</span>=<span class="string">&quot;sc_dff_compact&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;scff&quot;</span> <span class="attr">spice_netlist</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/SpiceNetlists/ff.sp&quot;</span> <span class="attr">verilog_netlist</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/VerilogNetlists/ff.v&quot;</span>&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;pReset&quot;</span> <span class="attr">lib_name</span>=<span class="string">&quot;reset&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">is_global</span>=<span class="string">&quot;true&quot;</span> <span class="attr">default_val</span>=<span class="string">&quot;0&quot;</span> <span class="attr">is_reset</span>=<span class="string">&quot;true&quot;</span> <span class="attr">is_prog</span>=<span class="string">&quot;true&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;D&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;Q&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;Qb&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">   <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;clock&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;prog_clk&quot;</span> <span class="attr">lib_name</span>=<span class="string">&quot;clk&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">is_global</span>=<span class="string">&quot;true&quot;</span> <span class="attr">default_val</span>=<span class="string">&quot;0&quot;</span> <span class="attr">is_prog</span>=<span class="string">&quot;true&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">circuit_model</span> <span class="attr">type</span>=<span class="string">&quot;iopad&quot;</span> <span class="attr">name</span>=<span class="string">&quot;iopad&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;iopad&quot;</span> <span class="attr">spice_netlist</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/SpiceNetlists/io.sp&quot;</span> <span class="attr">verilog_netlist</span>=<span class="string">&quot;$&#123;OPENFPGA_PATH&#125;/openfpga_flow/VerilogNetlists/io.v&quot;</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">design_technology</span> <span class="attr">type</span>=<span class="string">&quot;cmos&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">input_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">output_buffer</span> <span class="attr">exist</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;INVTX1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;inout&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;pad&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">is_global</span>=<span class="string">&quot;true&quot;</span> <span class="attr">is_io</span>=<span class="string">&quot;true&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;sram&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;en&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span> <span class="attr">mode_select</span>=<span class="string">&quot;true&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;sc_dff_compact&quot;</span> <span class="attr">default_val</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;input&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;outpad&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">port</span> <span class="attr">type</span>=<span class="string">&quot;output&quot;</span> <span class="attr">prefix</span>=<span class="string">&quot;inpad&quot;</span> <span class="attr">size</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">circuit_model</span>&gt;</span></span><br><span class="line"><span class="comment">&lt;!-- Primitive circuit models end --&gt;</span></span><br></pre></td></tr></table></figure>
<h2 id="配置协议定义">配置协议定义</h2>
<p>以下代码指定 FPGA 架构将通过一系列触发器 (FF) 进行配置，该触发器使用.<code>&lt;circuit_model name=sc_dff_compact&gt;</code></p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">configuration_protocol</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">organization</span> <span class="attr">type</span>=<span class="string">&quot;scan_chain&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;sc_dff_compact&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">configuration_protocol</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h2 id="对vpr模型进行标注">对VPR模型进行标注</h2>
<p>对于路由架构，需要指定连接块、开关快内使用的多路选择器的<code>circuit_model</code>以及布线导线的<code>circuit_model</code>。</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">connection_block</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">switch</span> <span class="attr">name</span>=<span class="string">&quot;ipin_cblock&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;mux_2level_tapbuf&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">connection_block</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">switch_block</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">switch</span> <span class="attr">name</span>=<span class="string">&quot;0&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;mux_2level_tapbuf&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">switch_block</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;<span class="name">routing_segment</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">segment</span> <span class="attr">name</span>=<span class="string">&quot;L4&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;chan_segment&quot;</span>/&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">routing_segment</span>&gt;</span></span><br></pre></td></tr></table></figure>
<div class="note info flat"><p>为了获得正确的绑定，连接块、交换机块和路由段的名称应与 VPR 体系结构描述中的名称定义相匹配！</p>
</div>
<p>对于在<code>&lt;comlpexblocklist&gt;</code>中定义的每一个<code>pb_type</code>如果包含多个模式，则应该指定物理模式（physical mode），并且这个物理模块的名字应该与VPR架构中定义的模式名字相匹配。</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span> <span class="attr">physical_mode_name</span>=<span class="string">&quot;physical&quot;</span>/&gt;</span></span><br></pre></td></tr></table></figure>
<p>在物理模式下，当要指定任何基元<code>pb_type</code>所使用的实现方式（circuit model），需要提供<code>pb_type</code>的详细层次结构。</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io[physical].iopad&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;iopad&quot;</span> <span class="attr">mode_bits</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br></pre></td></tr></table></figure>
<div class="note info flat"><p>对于可配置资源，应该提供默认的配置比特。例如正如<code>cirtuit_model name=iopad</code>中所定义的一样，IO cell有一个配置比特</p>
</div>
<p>对于物理模式以外的其他模式（操作模式），则应该提供从操作模式到物理模式的映射，以至于能够生成比特流。这一步也需要提供<code>pb_type</code>的完整层次结构。</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io[inpad].inpad&quot;</span> <span class="attr">physical_pb_type_name</span>=<span class="string">&quot;io[physical].iopad&quot;</span> <span class="attr">mode_bits</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br></pre></td></tr></table></figure>
<p>上述代码就指明了当配置位为1时，被配置为输入模式（应该与io的实现代码有关，有待求证）。</p>
<p>以下代码用于指定用于实现互联模块的电路模型，其中name应该与VPR中的定义相匹配（如果未指定，则会使用默认的<code>circuit_model</code>）</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">interconnect</span> <span class="attr">name</span>=<span class="string">&quot;crossbar&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;mux_2level&quot;</span>/&gt;</span></span><br></pre></td></tr></table></figure>
<div class="note success flat"><p>OpenFPGA能自动推断每一个interconnect所需要的circuit model</p>
<p>总感觉与上面的话矛盾！！！</p>
</div>
<p>整个完整的标注如下所示：</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">pb_type_annotations</span>&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- physical pb_type binding in complex block IO --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io&quot;</span> <span class="attr">physical_mode_name</span>=<span class="string">&quot;physical&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io[physical].iopad&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;iopad&quot;</span> <span class="attr">mode_bits</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io[inpad].inpad&quot;</span> <span class="attr">physical_pb_type_name</span>=<span class="string">&quot;io[physical].iopad&quot;</span> <span class="attr">mode_bits</span>=<span class="string">&quot;1&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;io[outpad].outpad&quot;</span> <span class="attr">physical_pb_type_name</span>=<span class="string">&quot;io[physical].iopad&quot;</span> <span class="attr">mode_bits</span>=<span class="string">&quot;0&quot;</span>/&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- End physical pb_type binding in complex block IO --&gt;</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">&lt;!-- physical pb_type binding in complex block CLB --&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- physical mode will be the default mode if not specified --&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;clb&quot;</span>&gt;</span></span><br><span class="line">    <span class="comment">&lt;!-- Binding interconnect to circuit models as their physical implementation, if not defined, we use the default model --&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">interconnect</span> <span class="attr">name</span>=<span class="string">&quot;crossbar&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;mux_2level&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">pb_type</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;clb.fle[n1_lut4].ble4.lut4&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;lut4&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">pb_type</span> <span class="attr">name</span>=<span class="string">&quot;clb.fle[n1_lut4].ble4.ff&quot;</span> <span class="attr">circuit_model_name</span>=<span class="string">&quot;static_dff&quot;</span>/&gt;</span></span><br><span class="line">  <span class="comment">&lt;!-- End physical pb_type binding in complex block IO --&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">pb_type_annotations</span>&gt;</span></span><br></pre></td></tr></table></figure>
<h1 id="仿真设置">仿真设置</h1>
<p>OpenFPGA需要一个xml文件详细描述仿真设置，仿真设置中包含了用于构建验证testbench的重要参数。本例子的（第一幅图）的仿真设置如下：</p>
<figure class="highlight xml"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="tag">&lt;<span class="name">openfpga_simulation_setting</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">clock_setting</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">operating</span> <span class="attr">frequency</span>=<span class="string">&quot;auto&quot;</span> <span class="attr">num_cycles</span>=<span class="string">&quot;auto&quot;</span> <span class="attr">slack</span>=<span class="string">&quot;0.2&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">programming</span> <span class="attr">frequency</span>=<span class="string">&quot;100e6&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">clock_setting</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">simulator_option</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">operating_condition</span> <span class="attr">temperature</span>=<span class="string">&quot;25&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">output_log</span> <span class="attr">verbose</span>=<span class="string">&quot;false&quot;</span> <span class="attr">captab</span>=<span class="string">&quot;false&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">accuracy</span> <span class="attr">type</span>=<span class="string">&quot;abs&quot;</span> <span class="attr">value</span>=<span class="string">&quot;1e-13&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">runtime</span> <span class="attr">fast_simulation</span>=<span class="string">&quot;true&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">simulator_option</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">monte_carlo</span> <span class="attr">num_simulation_points</span>=<span class="string">&quot;2&quot;</span>/&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">measurement_setting</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">slew</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">rise</span> <span class="attr">upper_thres_pct</span>=<span class="string">&quot;0.95&quot;</span> <span class="attr">lower_thres_pct</span>=<span class="string">&quot;0.05&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">fall</span> <span class="attr">upper_thres_pct</span>=<span class="string">&quot;0.05&quot;</span> <span class="attr">lower_thres_pct</span>=<span class="string">&quot;0.95&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">slew</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">delay</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">rise</span> <span class="attr">input_thres_pct</span>=<span class="string">&quot;0.5&quot;</span> <span class="attr">output_thres_pct</span>=<span class="string">&quot;0.5&quot;</span>/&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">fall</span> <span class="attr">input_thres_pct</span>=<span class="string">&quot;0.5&quot;</span> <span class="attr">output_thres_pct</span>=<span class="string">&quot;0.5&quot;</span>/&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">delay</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">measurement_setting</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;<span class="name">stimulus</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">clock</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">rise</span> <span class="attr">slew_type</span>=<span class="string">&quot;abs&quot;</span> <span class="attr">slew_time</span>=<span class="string">&quot;20e-12&quot;</span> /&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">fall</span> <span class="attr">slew_type</span>=<span class="string">&quot;abs&quot;</span> <span class="attr">slew_time</span>=<span class="string">&quot;20e-12&quot;</span> /&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">clock</span>&gt;</span></span><br><span class="line">    <span class="tag">&lt;<span class="name">input</span>&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">rise</span> <span class="attr">slew_type</span>=<span class="string">&quot;abs&quot;</span> <span class="attr">slew_time</span>=<span class="string">&quot;25e-12&quot;</span> /&gt;</span></span><br><span class="line">      <span class="tag">&lt;<span class="name">fall</span> <span class="attr">slew_type</span>=<span class="string">&quot;abs&quot;</span> <span class="attr">slew_time</span>=<span class="string">&quot;25e-12&quot;</span> /&gt;</span></span><br><span class="line">    <span class="tag">&lt;/<span class="name">input</span>&gt;</span></span><br><span class="line">  <span class="tag">&lt;/<span class="name">stimulus</span>&gt;</span></span><br><span class="line"><span class="tag">&lt;/<span class="name">openfpga_simulation_setting</span>&gt;</span></span><br></pre></td></tr></table></figure>
<p>其中<code>&lt;clock_setting&gt;</code>用于在testbench中创建时钟信号。</p>
<div class="note info flat"><p>FPGA有两种类型的时钟，一种是操作时钟，用于控制部署到FPGA fabric中的应用。另一个是编程时钟，用于控制配置协议</p>
</div>
<p><code>&lt;simulator_option&gt;</code>是用于SPICE仿真的选项</p>
<p>感觉暂时用不到</p>
<p>详情请见<a target="_blank" rel="noopener" href="https://openfpga.readthedocs.io/en/latest/manual/arch_lang/simulation_setting/#simulation-setting">仿真设置</a></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://www.narutozxp.top">narutozxp</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://www.narutozxp.top/2022/06/06/FROM-VPR-TO-OPENFPGA/">https://www.narutozxp.top/2022/06/06/FROM-VPR-TO-OPENFPGA/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://www.narutozxp.top" target="_blank">narutozxp</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/OPENFPGA/">OPENFPGA</a></div><div class="post_share"><div class="social-share" data-image="/img/34.webp" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/gh/overtrue/share.js@master/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/07/05/ML-Theory-Summary/"><img class="prev-cover" src="/img/15.webp" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">ML Theory Summary</div></div></a></div><div class="next-post pull-right"><a href="/2022/05/21/VTR-Architecture-Reference-XML/"><img class="next-cover" src="/img/21.webp" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">VTR Architecture Reference XML</div></div></a></div></nav><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="twikoo-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%8E%9F%E5%A7%8B%E7%9A%84vpr%E6%9E%B6%E6%9E%84"><span class="toc-number">1.</span> <span class="toc-text">原始的VPR架构</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%94%B9%E5%8F%98vpr%E6%9E%B6%E6%9E%84"><span class="toc-number">2.</span> <span class="toc-text">改变VPR架构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%89%A9%E7%90%86io%E6%A8%A1%E5%9E%8B"><span class="toc-number">2.1.</span> <span class="toc-text">物理IO模型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#tileable%E6%9E%B6%E6%9E%84"><span class="toc-number">2.2.</span> <span class="toc-text">Tileable架构</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#openfpga%E5%B7%A5%E8%89%BA%E6%9E%B6%E6%9E%84"><span class="toc-number">3.</span> <span class="toc-text">OPENFPGA工艺架构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#technology-library"><span class="toc-number">3.1.</span> <span class="toc-text">technology library</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#circuit-library"><span class="toc-number">3.2.</span> <span class="toc-text">circuit library</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%85%8D%E7%BD%AE%E5%8D%8F%E8%AE%AE%E5%AE%9A%E4%B9%89"><span class="toc-number">3.3.</span> <span class="toc-text">配置协议定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%B9vpr%E6%A8%A1%E5%9E%8B%E8%BF%9B%E8%A1%8C%E6%A0%87%E6%B3%A8"><span class="toc-number">3.4.</span> <span class="toc-text">对VPR模型进行标注</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E8%AE%BE%E7%BD%AE"><span class="toc-number">4.</span> <span class="toc-text">仿真设置</span></a></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@6.1/dist/fancybox/fancybox.umd.js"></script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>(() => {
  const $mermaidWrap = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaidWrap.length) {
    window.runMermaid = () => {
      window.loadMermaid = true
      const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

      Array.from($mermaidWrap).forEach((item, index) => {
        const mermaidSrc = item.firstElementChild
        const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
        const mermaidID = 'mermaid-' + index
        const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent
        mermaid.mermaidAPI.render(mermaidID, mermaidDefinition, (svgCode) => {
          mermaidSrc.insertAdjacentHTML('afterend', svgCode)
        })
      })
    }

    const loadMermaid = () => {
      window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
    }

    window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
  }
})()</script><script type="text/javascript" id="maid-script" src="https://unpkg.com/mermaid@11.12.1/dist/mermaid.min.js"></script><script>if (window.mermaid) {
  var options = JSON.parse(document.getElementById('maid-script').getAttribute('mermaidoptioins'));
  mermaid.initialize(options);
}</script><script src="/js/twikoo_emotion_biger.js"></script><script>(()=>{
  const init = () => {
    twikoo.init(Object.assign({
      el: '#twikoo-wrap',
      envId: 'https://twikoo.narutozxp.top',
      region: '',
      onCommentLoaded: function () {
        btf.loadLightbox(document.querySelectorAll('#twikoo .tk-content img:not(.tk-owo-emotion)'))
      }
    }, null))
  }

  const getCount = () => {
    const countELement = document.getElementById('twikoo-count')
    if(!countELement) return
    twikoo.getCommentsCount({
      envId: 'https://twikoo.narutozxp.top',
      region: '',
      urls: [window.location.pathname],
      includeReply: false
    }).then(function (res) {
      countELement.innerText = res[0].count
    }).catch(function (err) {
      console.error(err);
    });
  }

  const runFn = () => {
    init()
    
  }

  const loadTwikoo = () => {
    if (typeof twikoo === 'object') {
      setTimeout(runFn,0)
      return
    } 
    getScript('https://cdn.jsdelivr.net/npm/twikoo@1/dist/twikoo.all.min.js').then(runFn)
  }

  if ('Twikoo' === 'Twikoo' || !true) {
    if (true) btf.loadComment(document.getElementById('twikoo-wrap'), loadTwikoo)
    else loadTwikoo()
  } else {
    window.loadOtherComment = () => {
      loadTwikoo()
    }
  }
})()</script></div><script src="https://cdn.jsdelivr.net/gh/narutozxp/live2d-widget@latest/autoload.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script src="https://cdn.jsdelivr.net/npm/pjax/pjax.min.js"></script><script>let pjaxSelectors = ["head > title","#config-diff","#body-wrap","#rightside-config-hide","#rightside-config-show",".js-pjax"]

var pjax = new Pjax({
  elements: 'a:not([target="_blank"])',
  selectors: pjaxSelectors,
  cacheBust: false,
  analytics: false,
  scrollRestoration: false
})

document.addEventListener('pjax:send', function () {

  // removeEventListener scroll 
  window.tocScrollFn && window.removeEventListener('scroll', window.tocScrollFn)
  window.scrollCollect && window.removeEventListener('scroll', scrollCollect)

  typeof preloader === 'object' && preloader.initLoading()
  document.getElementById('rightside').style.cssText = "opacity: ''; transform: ''"
  
  if (window.aplayers) {
    for (let i = 0; i < window.aplayers.length; i++) {
      if (!window.aplayers[i].options.fixed) {
        window.aplayers[i].destroy()
      }
    }
  }

  typeof typed === 'object' && typed.destroy()

  //reset readmode
  const $bodyClassList = document.body.classList
  $bodyClassList.contains('read-mode') && $bodyClassList.remove('read-mode')

})

document.addEventListener('pjax:complete', function () {
  window.refreshFn()

  document.querySelectorAll('script[data-pjax]').forEach(item => {
    const newScript = document.createElement('script')
    const content = item.text || item.textContent || item.innerHTML || ""
    Array.from(item.attributes).forEach(attr => newScript.setAttribute(attr.name, attr.value))
    newScript.appendChild(document.createTextNode(content))
    item.parentNode.replaceChild(newScript, item)
  })

  GLOBAL_CONFIG.islazyload && window.lazyLoadInstance.update()

  typeof chatBtnFn === 'function' && chatBtnFn()
  typeof panguInit === 'function' && panguInit()

  // google analytics
  typeof gtag === 'function' && gtag('config', '', {'page_path': window.location.pathname});

  // baidu analytics
  typeof _hmt === 'object' && _hmt.push(['_trackPageview',window.location.pathname]);

  typeof loadMeting === 'function' && document.getElementsByClassName('aplayer').length && loadMeting()

  // prismjs
  typeof Prism === 'object' && Prism.highlightAll()

  typeof preloader === 'object' && preloader.endLoading()
})

document.addEventListener('pjax:error', (e) => {
  if (e.request.status === 404) {
    pjax.loadUrl('/404.html')
  }
})</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div><!-- hexo injector body_end start --><script async src="//at.alicdn.com/t/font_2032782_8d5kxvn09md.js"></script><!-- hexo injector body_end end --></body></html>