
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
70       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06)
77       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29)
78       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49)

*******************************************************************
Modules that may have changed as a result of file changes: 45
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
1        COREAPB3_LIB.CoreAPB3.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
3        CORESPI_LIB.CORESPI.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
4        CORESPI_LIB.spi.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
5        CORESPI_LIB.spi_chanctrl.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
6        CORESPI_LIB.spi_clockmux.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
7        CORESPI_LIB.spi_control.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
8        CORESPI_LIB.spi_fifo.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
9        CORESPI_LIB.spi_rf.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
10       CORETIMER_LIB.CoreTimer.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
11       work.CORESPI_C0.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (may instantiate this module)
12       work.CORESPI_C1.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
13       work.CoreAPB3_C0.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
14       work.CoreConfigP.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
15       work.CoreGPIO_C0.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
16       work.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
17       work.CoreResetP.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
18       work.CoreTimer_C0.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
19       work.CoreUARTapb_C0.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
20       work.CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
21       work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
22       work.CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
23       work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
24       work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
25       work.CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
26       work.CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_128.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
27       work.CoreUARTapb_C0_CoreUARTapb_C0_0_ram128x8_pa4.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
28       work.MSS_025.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
29       work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
30       work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
31       work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
32       work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
43       work.SD_IF.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
33       work.User_Interfaces.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (module definition)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
34       work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
35       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
36       work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
37       work.ddr_mss.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
38       work.ddr_mss_sb.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
39       work.ddr_mss_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
40       work.ddr_mss_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
41       work.ddr_mss_sb_MSS.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
42       work.m2s_creative_ddr_top.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (module definition)
44       work.spi_flash.verilog may have changed because the following files changed:
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v (2024-10-04 17:15:37, 2024-10-04 17:23:06) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v (2024-10-04 17:19:11, 2024-10-04 17:23:29) <-- (may instantiate this module)
                        C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v (2024-10-04 17:09:28, 2024-10-04 17:22:49) <-- (module definition)

*******************************************************************
Unmodified files: 40
FID:  path (timestamp)
41       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v (2024-08-29 12:17:57)
42       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v (2024-08-29 12:17:57)
43       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v (2024-08-29 12:17:57)
44       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v (2024-08-29 12:17:57)
45       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v (2024-08-29 12:17:57)
46       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v (2024-08-29 12:17:57)
47       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v (2024-08-29 12:17:57)
48       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v (2024-08-29 12:17:57)
49       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2024-08-29 12:17:57)
50       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v (2024-08-29 12:17:57)
51       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v (2024-08-29 12:17:57)
52       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-08-29 12:17:57)
53       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-08-29 12:17:57)
54       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v (2024-08-29 12:17:57)
55       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-08-29 12:17:57)
56       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C0\CORESPI_C0.v (2024-08-29 12:17:57)
57       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C1\CORESPI_C1.v (2024-08-29 12:17:57)
58       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreAPB3_C0\CoreAPB3_C0.v (2024-08-29 12:17:57)
59       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0.v (2024-08-29 12:17:57)
60       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v (2024-08-29 12:17:57)
61       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreTimer_C0\CoreTimer_C0.v (2024-08-29 12:17:57)
62       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v (2024-08-29 12:17:57)
63       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v (2024-08-29 12:17:57)
64       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v (2024-08-29 12:17:57)
65       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v (2024-08-29 12:17:57)
66       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v (2024-08-29 12:17:57)
67       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v (2024-08-29 12:17:57)
68       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v (2024-08-29 12:17:57)
69       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\SD_IF\SD_IF.v (2024-10-04 17:12:10)
71       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss\ddr_mss.v (2024-08-29 12:17:57)
72       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.v (2024-08-29 12:17:57)
73       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v (2024-08-29 12:17:57)
74       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ddr_mss_sb.v (2024-08-29 12:17:57)
75       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.v (2024-08-29 12:17:57)
76       C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v (2024-08-29 12:17:57)
36       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 15:55:45)
37       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 15:55:46)
38       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 15:55:46)
39       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 15:55:46)
40       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 15:55:46)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
