// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/29/2024 09:57:56"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AHB2AHBtop (
	hclk,
	resetn,
	data,
	address,
	write,
	dout,
	leitura,
	hready,
	memos0,
	memos1);
input 	hclk;
input 	resetn;
output 	[7:0] data;
output 	[10:0] address;
output 	write;
output 	[7:0] dout;
output 	[7:0] leitura;
output 	hready;
output 	[7:0] memos0;
output 	[7:0] memos1;

// Design Ports Information
// data[0]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hready	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos0[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memos1[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hclk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \address[0]~output_o ;
wire \address[1]~output_o ;
wire \address[2]~output_o ;
wire \address[3]~output_o ;
wire \address[4]~output_o ;
wire \address[5]~output_o ;
wire \address[6]~output_o ;
wire \address[7]~output_o ;
wire \address[8]~output_o ;
wire \address[9]~output_o ;
wire \address[10]~output_o ;
wire \write~output_o ;
wire \dout[0]~output_o ;
wire \dout[1]~output_o ;
wire \dout[2]~output_o ;
wire \dout[3]~output_o ;
wire \dout[4]~output_o ;
wire \dout[5]~output_o ;
wire \dout[6]~output_o ;
wire \dout[7]~output_o ;
wire \leitura[0]~output_o ;
wire \leitura[1]~output_o ;
wire \leitura[2]~output_o ;
wire \leitura[3]~output_o ;
wire \leitura[4]~output_o ;
wire \leitura[5]~output_o ;
wire \leitura[6]~output_o ;
wire \leitura[7]~output_o ;
wire \hready~output_o ;
wire \memos0[0]~output_o ;
wire \memos0[1]~output_o ;
wire \memos0[2]~output_o ;
wire \memos0[3]~output_o ;
wire \memos0[4]~output_o ;
wire \memos0[5]~output_o ;
wire \memos0[6]~output_o ;
wire \memos0[7]~output_o ;
wire \memos1[0]~output_o ;
wire \memos1[1]~output_o ;
wire \memos1[2]~output_o ;
wire \memos1[3]~output_o ;
wire \memos1[4]~output_o ;
wire \memos1[5]~output_o ;
wire \memos1[6]~output_o ;
wire \memos1[7]~output_o ;
wire \U1|pc[0]~27_combout ;
wire \resetn~input_o ;
wire \resetn~inputclkctrl_outclk ;
wire \U1|pc[1]~10 ;
wire \U1|pc[2]~11_combout ;
wire \U1|pc[2]~12 ;
wire \U1|pc[3]~13_combout ;
wire \U1|pc[3]~14 ;
wire \U1|pc[4]~15_combout ;
wire \U1|U1|memoria~30_combout ;
wire \U1|pc[4]~16 ;
wire \U1|pc[5]~17_combout ;
wire \U1|U1|memoria~28_combout ;
wire \U1|U1|memoria~29_combout ;
wire \U1|U1|memoria~31_combout ;
wire \U1|pc[5]~18 ;
wire \U1|pc[6]~19_combout ;
wire \U1|pc[6]~20 ;
wire \U1|pc[7]~21_combout ;
wire \U1|pc[7]~22 ;
wire \U1|pc[8]~23_combout ;
wire \U1|pc[8]~24 ;
wire \U1|pc[9]~25_combout ;
wire \U1|U1|memoria~4_combout ;
wire \U1|U1|memoria~32_combout ;
wire \hclk~input_o ;
wire \hclk~inputclkctrl_outclk ;
wire \U2|slave1|Selector1~0_combout ;
wire \U2|slave1|state.s1~feeder_combout ;
wire \U2|slave1|state.s1~q ;
wire \U2|slave1|hreadyout~q ;
wire \U2|slave2|Selector1~0_combout ;
wire \U2|slave2|state.s1~q ;
wire \U2|slave2|hreadyout~feeder_combout ;
wire \U2|slave2|hreadyout~q ;
wire \U2|multip|hreadyout~combout ;
wire \U2|multip|hreadyout~clkctrl_outclk ;
wire \U1|pc[1]~9_combout ;
wire \U1|U1|memoria~3_combout ;
wire \U1|U1|memoria~5_combout ;
wire \U1|U1|memoria~6_combout ;
wire \U1|U1|memoria~7_combout ;
wire \U1|U1|memoria~37_combout ;
wire \U1|U1|memoria~8_combout ;
wire \U1|U1|memoria~9_combout ;
wire \U1|U1|memoria~10_combout ;
wire \U1|U1|memoria~11_combout ;
wire \U1|U1|memoria~12_combout ;
wire \U1|U1|memoria~13_combout ;
wire \U1|U1|memoria~14_combout ;
wire \U1|U1|memoria~15_combout ;
wire \U1|U1|memoria~16_combout ;
wire \U1|U1|memoria~17_combout ;
wire \U1|U1|memoria~18_combout ;
wire \U1|U1|memoria~38_combout ;
wire \U1|U1|memoria~39_combout ;
wire \U1|U1|memoria~19_combout ;
wire \U1|U1|memoria~20_combout ;
wire \U1|U1|memoria~22_combout ;
wire \U1|U1|memoria~21_combout ;
wire \U1|U1|memoria~23_combout ;
wire \U1|U1|memoria~24_combout ;
wire \U1|U1|memoria~25_combout ;
wire \U1|U1|memoria~26_combout ;
wire \U1|U1|memoria~27_combout ;
wire \U1|U1|memoria~33_combout ;
wire \U1|U1|memoria~34_combout ;
wire \U1|U1|memoria~35_combout ;
wire \U1|U1|memoria~36_combout ;
wire \U2|master|hwrite~0_combout ;
wire \U2|master|hwrite~q ;
wire \U2|slave2|Selector2~0_combout ;
wire \U2|slave2|state.WRITE~q ;
wire \U2|slave2|Selector3~0_combout ;
wire \U2|slave2|state.READ~q ;
wire \U2|slave2|single_flag~2_combout ;
wire \U2|slave2|single_flag~combout ;
wire \U2|slave2|comb~0_combout ;
wire \U2|slave2|waddr[3]~feeder_combout ;
wire \U2|slave2|waddr[0]~feeder_combout ;
wire \U2|slave2|waddr[2]~feeder_combout ;
wire \U2|slave2|waddr[1]~feeder_combout ;
wire \U2|slave2|mem~12_combout ;
wire \U2|slave2|mem~13_combout ;
wire \U2|slave2|mem~1_q ;
wire \U2|slave2|mem~0feeder_combout ;
wire \U2|slave2|mem~0_q ;
wire \U2|slave2|raddr[0]~feeder_combout ;
wire \U2|slave2|Selector69~0_combout ;
wire \U2|slave2|Selector68~0_combout ;
wire \U2|slave2|Selector67~0_combout ;
wire \U2|slave2|Selector66~0_combout ;
wire \U2|slave2|mem~2feeder_combout ;
wire \U2|slave2|mem~2_q ;
wire \U2|slave1|Selector2~0_combout ;
wire \U2|slave1|state.WRITE~feeder_combout ;
wire \U2|slave1|state.WRITE~q ;
wire \U2|slave1|Selector3~0_combout ;
wire \U2|slave1|state.READ~q ;
wire \U2|slave1|single_flag~2_combout ;
wire \U2|slave1|single_flag~combout ;
wire \U2|slave1|comb~0_combout ;
wire \U2|slave1|waddr[1]~feeder_combout ;
wire \U2|slave1|waddr[2]~feeder_combout ;
wire \U2|slave1|Selector69~0_combout ;
wire \U2|slave1|Selector68~0_combout ;
wire \U2|slave1|Selector67~0_combout ;
wire \U2|slave1|Selector66~0_combout ;
wire \U2|slave1|mem~12_combout ;
wire \U2|slave1|mem~13_combout ;
wire \U2|slave1|mem~4_q ;
wire \U2|slave1|mem~0feeder_combout ;
wire \U2|slave1|mem~0_q ;
wire \U2|slave2|mem~5feeder_combout ;
wire \U2|slave2|mem~5_q ;
wire \U2|slave1|mem~6feeder_combout ;
wire \U2|slave1|mem~6_q ;
wire \U2|slave1|mem~7feeder_combout ;
wire \U2|slave1|mem~7_q ;
wire \U2|master|state.s1~0_combout ;
wire \U2|master|state.s1~q ;
wire \U2|master|next_state.READ~0_combout ;
wire \U2|slave2|mem~8feeder_combout ;
wire \U2|slave2|mem~8_q ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \U2|slave2|hrdata[7]~7_combout ;
wire \U2|slave2|mem_rtl_0_bypass[16]~feeder_combout ;
wire \U2|slave2|mem_rtl_0_bypass[7]~feeder_combout ;
wire \U2|slave2|mem_rtl_0_bypass[8]~feeder_combout ;
wire \U2|slave2|mem~10_combout ;
wire \U2|slave2|mem_rtl_0_bypass[2]~feeder_combout ;
wire \U2|slave2|mem_rtl_0_bypass[3]~feeder_combout ;
wire \U2|slave2|mem~9_combout ;
wire \U2|slave2|mem~11_combout ;
wire \U2|slave2|hrdata[0]~8_combout ;
wire \U2|slave1|mem~8feeder_combout ;
wire \U2|slave1|mem~8_q ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \U2|slave1|hrdata[7]~7_combout ;
wire \U2|slave1|mem_rtl_0_bypass[16]~feeder_combout ;
wire \U2|slave1|mem_rtl_0_bypass[0]~feeder_combout ;
wire \U2|slave1|mem_rtl_0_bypass[2]~feeder_combout ;
wire \U2|slave1|mem_rtl_0_bypass[1]~feeder_combout ;
wire \U2|slave1|mem~9_combout ;
wire \U2|slave1|mem_rtl_0_bypass[7]~feeder_combout ;
wire \U2|slave1|mem_rtl_0_bypass[5]~feeder_combout ;
wire \U2|slave1|mem_rtl_0_bypass[8]~feeder_combout ;
wire \U2|slave1|mem~10_combout ;
wire \U2|slave1|mem~11_combout ;
wire \U2|slave1|hrdata[0]~8_combout ;
wire \U2|master|Selector1~0_combout ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \U2|slave1|hrdata[6]~6_combout ;
wire \U2|slave1|mem_rtl_0_bypass[15]~feeder_combout ;
wire \U2|slave2|mem~7feeder_combout ;
wire \U2|slave2|mem~7_q ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \U2|slave2|hrdata[6]~6_combout ;
wire \U2|slave2|mem_rtl_0_bypass[15]~feeder_combout ;
wire \U2|master|Selector2~0_combout ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \U2|slave1|hrdata[5]~5_combout ;
wire \U2|slave1|mem_rtl_0_bypass[14]~feeder_combout ;
wire \U2|slave2|mem~6feeder_combout ;
wire \U2|slave2|mem~6_q ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \U2|slave2|hrdata[5]~5_combout ;
wire \U2|slave2|mem_rtl_0_bypass[14]~feeder_combout ;
wire \U2|master|Selector3~0_combout ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \U2|slave2|hrdata[4]~4_combout ;
wire \U2|slave2|mem_rtl_0_bypass[13]~feeder_combout ;
wire \U2|slave1|mem~5feeder_combout ;
wire \U2|slave1|mem~5_q ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \U2|slave1|hrdata[4]~4_combout ;
wire \U2|slave1|mem_rtl_0_bypass[13]~feeder_combout ;
wire \U2|master|hwdata[4]~4_combout ;
wire \U2|master|hwdata[4]~feeder_combout ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \U2|slave1|hrdata[3]~3_combout ;
wire \U2|slave1|mem_rtl_0_bypass[12]~feeder_combout ;
wire \U2|slave2|mem~4feeder_combout ;
wire \U2|slave2|mem~4_q ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \U2|slave2|hrdata[3]~3_combout ;
wire \U2|slave2|mem_rtl_0_bypass[12]~feeder_combout ;
wire \U2|master|hwdata[3]~3_combout ;
wire \U2|master|hwdata[3]~feeder_combout ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \U2|slave1|mem~3feeder_combout ;
wire \U2|slave1|mem~3_q ;
wire \U2|slave1|hrdata[2]~2_combout ;
wire \U2|slave1|mem_rtl_0_bypass[11]~feeder_combout ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \U2|slave2|mem~3feeder_combout ;
wire \U2|slave2|mem~3_q ;
wire \U2|slave2|hrdata[2]~2_combout ;
wire \U2|slave2|mem_rtl_0_bypass[11]~feeder_combout ;
wire \U2|master|hwdata[2]~2_combout ;
wire \U2|master|hwdata[2]~feeder_combout ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \U2|slave2|hrdata[1]~1_combout ;
wire \U2|slave2|mem_rtl_0_bypass[10]~feeder_combout ;
wire \U2|slave1|mem~2_q ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \U2|slave1|hrdata[1]~1_combout ;
wire \U2|slave1|mem_rtl_0_bypass[10]~feeder_combout ;
wire \U2|master|hwdata[1]~1_combout ;
wire \U2|master|hwdata[1]~feeder_combout ;
wire \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \U2|slave2|hrdata[0]~0_combout ;
wire \U2|slave2|mem_rtl_0_bypass[9]~feeder_combout ;
wire \U2|slave1|mem~1_q ;
wire \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \U2|slave1|hrdata[0]~0_combout ;
wire \U2|slave1|mem_rtl_0_bypass[9]~feeder_combout ;
wire \U2|master|hwdata[0]~0_combout ;
wire \U2|master|hwdata[0]~feeder_combout ;
wire \U2|master|leitura[0]~0_combout ;
wire \U2|multip|hrdata[5]~0_combout ;
wire \U2|multip|hrdata[6]~1_combout ;
wire \U2|multip|hrdata[7]~2_combout ;
wire [0:16] \U2|slave2|mem_rtl_0_bypass ;
wire [9:0] \U1|pc ;
wire [9:0] \U2|slave1|waddr ;
wire [7:0] \U2|master|hwdata ;
wire [7:0] \U2|slave1|hrdata ;
wire [9:0] \U2|slave1|raddr ;
wire [0:16] \U2|slave1|mem_rtl_0_bypass ;
wire [7:0] \U2|slave2|hrdata ;
wire [7:0] \U2|master|leitura ;
wire [9:0] \U2|slave2|waddr ;
wire [9:0] \U2|slave2|raddr ;

wire [35:0] \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a1  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a2  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a3  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a4  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a5  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a6  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \U2|slave1|mem_rtl_0|auto_generated|ram_block1a7  = \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a1  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a2  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a3  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a4  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a5  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a6  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \U2|slave2|mem_rtl_0|auto_generated|ram_block1a7  = \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \data[0]~output (
	.i(\U1|U1|memoria~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \data[1]~output (
	.i(\U1|U1|memoria~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \data[2]~output (
	.i(\U1|U1|memoria~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \data[3]~output (
	.i(\U1|U1|memoria~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \data[4]~output (
	.i(\U1|U1|memoria~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \data[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \address[0]~output (
	.i(\U1|U1|memoria~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[0]~output .bus_hold = "false";
defparam \address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \address[1]~output (
	.i(\U1|U1|memoria~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[1]~output .bus_hold = "false";
defparam \address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \address[2]~output (
	.i(\U1|U1|memoria~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[2]~output .bus_hold = "false";
defparam \address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \address[3]~output (
	.i(\U1|U1|memoria~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[3]~output .bus_hold = "false";
defparam \address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \address[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[4]~output .bus_hold = "false";
defparam \address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \address[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[5]~output .bus_hold = "false";
defparam \address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \address[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[6]~output .bus_hold = "false";
defparam \address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \address[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[7]~output .bus_hold = "false";
defparam \address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \address[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[8]~output .bus_hold = "false";
defparam \address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \address[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[9]~output .bus_hold = "false";
defparam \address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \address[10]~output (
	.i(\U1|U1|memoria~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[10]~output .bus_hold = "false";
defparam \address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \write~output (
	.i(!\U1|U1|memoria~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write~output_o ),
	.obar());
// synopsys translate_off
defparam \write~output .bus_hold = "false";
defparam \write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \dout[0]~output (
	.i(\U2|master|hwdata [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[0]~output .bus_hold = "false";
defparam \dout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \dout[1]~output (
	.i(\U2|master|hwdata [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[1]~output .bus_hold = "false";
defparam \dout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \dout[2]~output (
	.i(\U2|master|hwdata [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[2]~output .bus_hold = "false";
defparam \dout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \dout[3]~output (
	.i(\U2|master|hwdata [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[3]~output .bus_hold = "false";
defparam \dout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \dout[4]~output (
	.i(\U2|master|hwdata [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[4]~output .bus_hold = "false";
defparam \dout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \dout[5]~output (
	.i(\U2|master|hwdata [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[5]~output .bus_hold = "false";
defparam \dout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \dout[6]~output (
	.i(\U2|master|hwdata [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[6]~output .bus_hold = "false";
defparam \dout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \dout[7]~output (
	.i(\U2|master|hwdata [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[7]~output .bus_hold = "false";
defparam \dout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \leitura[0]~output (
	.i(\U2|master|leitura [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[0]~output .bus_hold = "false";
defparam \leitura[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \leitura[1]~output (
	.i(\U2|master|leitura [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[1]~output .bus_hold = "false";
defparam \leitura[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \leitura[2]~output (
	.i(\U2|master|leitura [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[2]~output .bus_hold = "false";
defparam \leitura[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \leitura[3]~output (
	.i(\U2|master|leitura [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[3]~output .bus_hold = "false";
defparam \leitura[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \leitura[4]~output (
	.i(\U2|master|leitura [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[4]~output .bus_hold = "false";
defparam \leitura[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \leitura[5]~output (
	.i(\U2|master|leitura [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[5]~output .bus_hold = "false";
defparam \leitura[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \leitura[6]~output (
	.i(\U2|master|leitura [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[6]~output .bus_hold = "false";
defparam \leitura[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \leitura[7]~output (
	.i(\U2|master|leitura [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leitura[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \leitura[7]~output .bus_hold = "false";
defparam \leitura[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \hready~output (
	.i(\U2|multip|hreadyout~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hready~output_o ),
	.obar());
// synopsys translate_off
defparam \hready~output .bus_hold = "false";
defparam \hready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \memos0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[0]~output .bus_hold = "false";
defparam \memos0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
fiftyfivenm_io_obuf \memos0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[1]~output .bus_hold = "false";
defparam \memos0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \memos0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[2]~output .bus_hold = "false";
defparam \memos0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \memos0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[3]~output .bus_hold = "false";
defparam \memos0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \memos0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[4]~output .bus_hold = "false";
defparam \memos0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \memos0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[5]~output .bus_hold = "false";
defparam \memos0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \memos0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[6]~output .bus_hold = "false";
defparam \memos0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \memos0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos0[7]~output .bus_hold = "false";
defparam \memos0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \memos1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[0]~output .bus_hold = "false";
defparam \memos1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \memos1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[1]~output .bus_hold = "false";
defparam \memos1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \memos1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[2]~output .bus_hold = "false";
defparam \memos1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \memos1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[3]~output .bus_hold = "false";
defparam \memos1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \memos1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[4]~output .bus_hold = "false";
defparam \memos1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \memos1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[5]~output .bus_hold = "false";
defparam \memos1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \memos1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[6]~output .bus_hold = "false";
defparam \memos1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \memos1[7]~output (
	.i(\U2|slave1|single_flag~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memos1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memos1[7]~output .bus_hold = "false";
defparam \memos1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
fiftyfivenm_lcell_comb \U1|pc[0]~27 (
// Equation(s):
// \U1|pc[0]~27_combout  = !\U1|pc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|pc [0]),
	.cin(gnd),
	.combout(\U1|pc[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pc[0]~27 .lut_mask = 16'h00FF;
defparam \U1|pc[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .listen_to_nsleep_signal = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \resetn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \resetn~inputclkctrl .clock_type = "global clock";
defparam \resetn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X31_Y35_N1
dffeas \U1|pc[0] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|pc[0]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[0] .is_wysiwyg = "true";
defparam \U1|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
fiftyfivenm_lcell_comb \U1|pc[1]~9 (
// Equation(s):
// \U1|pc[1]~9_combout  = (\U1|pc [1] & (\U1|pc [0] $ (VCC))) # (!\U1|pc [1] & (\U1|pc [0] & VCC))
// \U1|pc[1]~10  = CARRY((\U1|pc [1] & \U1|pc [0]))

	.dataa(\U1|pc [1]),
	.datab(\U1|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|pc[1]~9_combout ),
	.cout(\U1|pc[1]~10 ));
// synopsys translate_off
defparam \U1|pc[1]~9 .lut_mask = 16'h6688;
defparam \U1|pc[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
fiftyfivenm_lcell_comb \U1|pc[2]~11 (
// Equation(s):
// \U1|pc[2]~11_combout  = (\U1|pc [2] & (!\U1|pc[1]~10 )) # (!\U1|pc [2] & ((\U1|pc[1]~10 ) # (GND)))
// \U1|pc[2]~12  = CARRY((!\U1|pc[1]~10 ) # (!\U1|pc [2]))

	.dataa(gnd),
	.datab(\U1|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[1]~10 ),
	.combout(\U1|pc[2]~11_combout ),
	.cout(\U1|pc[2]~12 ));
// synopsys translate_off
defparam \U1|pc[2]~11 .lut_mask = 16'h3C3F;
defparam \U1|pc[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N3
dffeas \U1|pc[2] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[2]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[2] .is_wysiwyg = "true";
defparam \U1|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
fiftyfivenm_lcell_comb \U1|pc[3]~13 (
// Equation(s):
// \U1|pc[3]~13_combout  = (\U1|pc [3] & (\U1|pc[2]~12  $ (GND))) # (!\U1|pc [3] & (!\U1|pc[2]~12  & VCC))
// \U1|pc[3]~14  = CARRY((\U1|pc [3] & !\U1|pc[2]~12 ))

	.dataa(gnd),
	.datab(\U1|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[2]~12 ),
	.combout(\U1|pc[3]~13_combout ),
	.cout(\U1|pc[3]~14 ));
// synopsys translate_off
defparam \U1|pc[3]~13 .lut_mask = 16'hC30C;
defparam \U1|pc[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N5
dffeas \U1|pc[3] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[3]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[3] .is_wysiwyg = "true";
defparam \U1|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
fiftyfivenm_lcell_comb \U1|pc[4]~15 (
// Equation(s):
// \U1|pc[4]~15_combout  = (\U1|pc [4] & (!\U1|pc[3]~14 )) # (!\U1|pc [4] & ((\U1|pc[3]~14 ) # (GND)))
// \U1|pc[4]~16  = CARRY((!\U1|pc[3]~14 ) # (!\U1|pc [4]))

	.dataa(\U1|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[3]~14 ),
	.combout(\U1|pc[4]~15_combout ),
	.cout(\U1|pc[4]~16 ));
// synopsys translate_off
defparam \U1|pc[4]~15 .lut_mask = 16'h5A5F;
defparam \U1|pc[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N7
dffeas \U1|pc[4] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[4]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[4] .is_wysiwyg = "true";
defparam \U1|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
fiftyfivenm_lcell_comb \U1|U1|memoria~30 (
// Equation(s):
// \U1|U1|memoria~30_combout  = (!\U1|pc [4] & (((!\U1|pc [2]) # (!\U1|pc [3])) # (!\U1|pc [1])))

	.dataa(\U1|pc [4]),
	.datab(\U1|pc [1]),
	.datac(\U1|pc [3]),
	.datad(\U1|pc [2]),
	.cin(gnd),
	.combout(\U1|U1|memoria~30_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~30 .lut_mask = 16'h1555;
defparam \U1|U1|memoria~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
fiftyfivenm_lcell_comb \U1|pc[5]~17 (
// Equation(s):
// \U1|pc[5]~17_combout  = (\U1|pc [5] & (\U1|pc[4]~16  $ (GND))) # (!\U1|pc [5] & (!\U1|pc[4]~16  & VCC))
// \U1|pc[5]~18  = CARRY((\U1|pc [5] & !\U1|pc[4]~16 ))

	.dataa(gnd),
	.datab(\U1|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[4]~16 ),
	.combout(\U1|pc[5]~17_combout ),
	.cout(\U1|pc[5]~18 ));
// synopsys translate_off
defparam \U1|pc[5]~17 .lut_mask = 16'hC30C;
defparam \U1|pc[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N9
dffeas \U1|pc[5] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[5]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[5] .is_wysiwyg = "true";
defparam \U1|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
fiftyfivenm_lcell_comb \U1|U1|memoria~28 (
// Equation(s):
// \U1|U1|memoria~28_combout  = (\U1|pc [4] & (\U1|pc [2] & (\U1|pc [0] & \U1|pc [1])))

	.dataa(\U1|pc [4]),
	.datab(\U1|pc [2]),
	.datac(\U1|pc [0]),
	.datad(\U1|pc [1]),
	.cin(gnd),
	.combout(\U1|U1|memoria~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~28 .lut_mask = 16'h8000;
defparam \U1|U1|memoria~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
fiftyfivenm_lcell_comb \U1|U1|memoria~29 (
// Equation(s):
// \U1|U1|memoria~29_combout  = (\U1|U1|memoria~28_combout ) # ((\U1|pc [4] & \U1|pc [3]))

	.dataa(\U1|pc [4]),
	.datab(\U1|pc [3]),
	.datac(gnd),
	.datad(\U1|U1|memoria~28_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~29 .lut_mask = 16'hFF88;
defparam \U1|U1|memoria~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
fiftyfivenm_lcell_comb \U1|U1|memoria~31 (
// Equation(s):
// \U1|U1|memoria~31_combout  = (\U1|pc [5] & (\U1|U1|memoria~30_combout )) # (!\U1|pc [5] & ((\U1|U1|memoria~29_combout )))

	.dataa(\U1|U1|memoria~30_combout ),
	.datab(\U1|pc [5]),
	.datac(gnd),
	.datad(\U1|U1|memoria~29_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~31_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~31 .lut_mask = 16'hBB88;
defparam \U1|U1|memoria~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
fiftyfivenm_lcell_comb \U1|pc[6]~19 (
// Equation(s):
// \U1|pc[6]~19_combout  = (\U1|pc [6] & (!\U1|pc[5]~18 )) # (!\U1|pc [6] & ((\U1|pc[5]~18 ) # (GND)))
// \U1|pc[6]~20  = CARRY((!\U1|pc[5]~18 ) # (!\U1|pc [6]))

	.dataa(\U1|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[5]~18 ),
	.combout(\U1|pc[6]~19_combout ),
	.cout(\U1|pc[6]~20 ));
// synopsys translate_off
defparam \U1|pc[6]~19 .lut_mask = 16'h5A5F;
defparam \U1|pc[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N11
dffeas \U1|pc[6] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[6]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[6] .is_wysiwyg = "true";
defparam \U1|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
fiftyfivenm_lcell_comb \U1|pc[7]~21 (
// Equation(s):
// \U1|pc[7]~21_combout  = (\U1|pc [7] & (\U1|pc[6]~20  $ (GND))) # (!\U1|pc [7] & (!\U1|pc[6]~20  & VCC))
// \U1|pc[7]~22  = CARRY((\U1|pc [7] & !\U1|pc[6]~20 ))

	.dataa(\U1|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[6]~20 ),
	.combout(\U1|pc[7]~21_combout ),
	.cout(\U1|pc[7]~22 ));
// synopsys translate_off
defparam \U1|pc[7]~21 .lut_mask = 16'hA50A;
defparam \U1|pc[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N13
dffeas \U1|pc[7] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[7]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[7] .is_wysiwyg = "true";
defparam \U1|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
fiftyfivenm_lcell_comb \U1|pc[8]~23 (
// Equation(s):
// \U1|pc[8]~23_combout  = (\U1|pc [8] & (!\U1|pc[7]~22 )) # (!\U1|pc [8] & ((\U1|pc[7]~22 ) # (GND)))
// \U1|pc[8]~24  = CARRY((!\U1|pc[7]~22 ) # (!\U1|pc [8]))

	.dataa(gnd),
	.datab(\U1|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|pc[7]~22 ),
	.combout(\U1|pc[8]~23_combout ),
	.cout(\U1|pc[8]~24 ));
// synopsys translate_off
defparam \U1|pc[8]~23 .lut_mask = 16'h3C3F;
defparam \U1|pc[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N15
dffeas \U1|pc[8] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[8]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[8] .is_wysiwyg = "true";
defparam \U1|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
fiftyfivenm_lcell_comb \U1|pc[9]~25 (
// Equation(s):
// \U1|pc[9]~25_combout  = \U1|pc[8]~24  $ (!\U1|pc [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|pc [9]),
	.cin(\U1|pc[8]~24 ),
	.combout(\U1|pc[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pc[9]~25 .lut_mask = 16'hF00F;
defparam \U1|pc[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N17
dffeas \U1|pc[9] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[9]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[9] .is_wysiwyg = "true";
defparam \U1|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
fiftyfivenm_lcell_comb \U1|U1|memoria~4 (
// Equation(s):
// \U1|U1|memoria~4_combout  = (!\U1|pc [6] & (!\U1|pc [9] & (!\U1|pc [7] & !\U1|pc [8])))

	.dataa(\U1|pc [6]),
	.datab(\U1|pc [9]),
	.datac(\U1|pc [7]),
	.datad(\U1|pc [8]),
	.cin(gnd),
	.combout(\U1|U1|memoria~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~4 .lut_mask = 16'h0001;
defparam \U1|U1|memoria~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N28
fiftyfivenm_lcell_comb \U1|U1|memoria~32 (
// Equation(s):
// \U1|U1|memoria~32_combout  = (\U1|U1|memoria~31_combout  & \U1|U1|memoria~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|memoria~31_combout ),
	.datad(\U1|U1|memoria~4_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~32_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~32 .lut_mask = 16'hF000;
defparam \U1|U1|memoria~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \hclk~input (
	.i(hclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\hclk~input_o ));
// synopsys translate_off
defparam \hclk~input .bus_hold = "false";
defparam \hclk~input .listen_to_nsleep_signal = "false";
defparam \hclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \hclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \hclk~inputclkctrl .clock_type = "global clock";
defparam \hclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
fiftyfivenm_lcell_comb \U2|slave1|Selector1~0 (
// Equation(s):
// \U2|slave1|Selector1~0_combout  = (!\U2|slave1|state.s1~q  & ((!\U1|U1|memoria~31_combout ) # (!\U1|U1|memoria~4_combout )))

	.dataa(\U2|slave1|state.s1~q ),
	.datab(\U1|U1|memoria~4_combout ),
	.datac(gnd),
	.datad(\U1|U1|memoria~31_combout ),
	.cin(gnd),
	.combout(\U2|slave1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector1~0 .lut_mask = 16'h1155;
defparam \U2|slave1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
fiftyfivenm_lcell_comb \U2|slave1|state.s1~feeder (
// Equation(s):
// \U2|slave1|state.s1~feeder_combout  = \U2|slave1|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\U2|slave1|state.s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|state.s1~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|state.s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \U2|slave1|state.s1 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|state.s1~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|state.s1 .is_wysiwyg = "true";
defparam \U2|slave1|state.s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y38_N31
dffeas \U2|slave1|hreadyout (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|state.s1~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hreadyout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hreadyout .is_wysiwyg = "true";
defparam \U2|slave1|hreadyout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
fiftyfivenm_lcell_comb \U2|slave2|Selector1~0 (
// Equation(s):
// \U2|slave2|Selector1~0_combout  = (\U1|U1|memoria~4_combout  & (!\U2|slave2|state.s1~q  & \U1|U1|memoria~31_combout ))

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U2|slave2|state.s1~q ),
	.datac(gnd),
	.datad(\U1|U1|memoria~31_combout ),
	.cin(gnd),
	.combout(\U2|slave2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector1~0 .lut_mask = 16'h2200;
defparam \U2|slave2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N1
dffeas \U2|slave2|state.s1 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|Selector1~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|state.s1 .is_wysiwyg = "true";
defparam \U2|slave2|state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N18
fiftyfivenm_lcell_comb \U2|slave2|hreadyout~feeder (
// Equation(s):
// \U2|slave2|hreadyout~feeder_combout  = \U2|slave2|state.s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave2|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave2|hreadyout~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hreadyout~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|hreadyout~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N19
dffeas \U2|slave2|hreadyout (
	.clk(\hclk~input_o ),
	.d(\U2|slave2|hreadyout~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hreadyout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hreadyout .is_wysiwyg = "true";
defparam \U2|slave2|hreadyout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N30
fiftyfivenm_lcell_comb \U2|multip|hreadyout (
// Equation(s):
// \U2|multip|hreadyout~combout  = LCELL((\U1|U1|memoria~32_combout  & ((\U2|slave2|hreadyout~q ))) # (!\U1|U1|memoria~32_combout  & (\U2|slave1|hreadyout~q )))

	.dataa(\U1|U1|memoria~32_combout ),
	.datab(gnd),
	.datac(\U2|slave1|hreadyout~q ),
	.datad(\U2|slave2|hreadyout~q ),
	.cin(gnd),
	.combout(\U2|multip|hreadyout~combout ),
	.cout());
// synopsys translate_off
defparam \U2|multip|hreadyout .lut_mask = 16'hFA50;
defparam \U2|multip|hreadyout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \U2|multip|hreadyout~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U2|multip|hreadyout~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U2|multip|hreadyout~clkctrl_outclk ));
// synopsys translate_off
defparam \U2|multip|hreadyout~clkctrl .clock_type = "global clock";
defparam \U2|multip|hreadyout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y35_N1
dffeas \U1|pc[1] (
	.clk(\U2|multip|hreadyout~clkctrl_outclk ),
	.d(\U1|pc[1]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pc[1] .is_wysiwyg = "true";
defparam \U1|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
fiftyfivenm_lcell_comb \U1|U1|memoria~3 (
// Equation(s):
// \U1|U1|memoria~3_combout  = (\U1|pc [4] & (!\U1|pc [5] & (\U1|pc [0] $ (\U1|pc [3])))) # (!\U1|pc [4] & (\U1|pc [0] $ ((\U1|pc [5]))))

	.dataa(\U1|pc [4]),
	.datab(\U1|pc [0]),
	.datac(\U1|pc [5]),
	.datad(\U1|pc [3]),
	.cin(gnd),
	.combout(\U1|U1|memoria~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~3 .lut_mask = 16'h161C;
defparam \U1|U1|memoria~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N0
fiftyfivenm_lcell_comb \U1|U1|memoria~5 (
// Equation(s):
// \U1|U1|memoria~5_combout  = (!\U1|pc [1] & (\U1|U1|memoria~3_combout  & \U1|U1|memoria~4_combout ))

	.dataa(gnd),
	.datab(\U1|pc [1]),
	.datac(\U1|U1|memoria~3_combout ),
	.datad(\U1|U1|memoria~4_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~5 .lut_mask = 16'h3000;
defparam \U1|U1|memoria~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
fiftyfivenm_lcell_comb \U1|U1|memoria~6 (
// Equation(s):
// \U1|U1|memoria~6_combout  = (\U1|pc [5] & (!\U1|pc [0] & ((!\U1|pc [4])))) # (!\U1|pc [5] & (\U1|pc [0] $ (((\U1|pc [3] & \U1|pc [4])))))

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [0]),
	.datac(\U1|pc [3]),
	.datad(\U1|pc [4]),
	.cin(gnd),
	.combout(\U1|U1|memoria~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~6 .lut_mask = 16'h1466;
defparam \U1|U1|memoria~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N26
fiftyfivenm_lcell_comb \U1|U1|memoria~7 (
// Equation(s):
// \U1|U1|memoria~7_combout  = (\U1|U1|memoria~4_combout  & (\U1|U1|memoria~6_combout  & (\U1|pc [1] $ (\U1|pc [2]))))

	.dataa(\U1|pc [1]),
	.datab(\U1|pc [2]),
	.datac(\U1|U1|memoria~4_combout ),
	.datad(\U1|U1|memoria~6_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~7 .lut_mask = 16'h6000;
defparam \U1|U1|memoria~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
fiftyfivenm_lcell_comb \U1|U1|memoria~37 (
// Equation(s):
// \U1|U1|memoria~37_combout  = (\U1|pc [5] & (((!\U1|pc [4])))) # (!\U1|pc [5] & (\U1|pc [2] & (\U1|pc [1] & \U1|pc [4])))

	.dataa(\U1|pc [2]),
	.datab(\U1|pc [1]),
	.datac(\U1|pc [5]),
	.datad(\U1|pc [4]),
	.cin(gnd),
	.combout(\U1|U1|memoria~37_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~37 .lut_mask = 16'h08F0;
defparam \U1|U1|memoria~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
fiftyfivenm_lcell_comb \U1|U1|memoria~8 (
// Equation(s):
// \U1|U1|memoria~8_combout  = (\U1|pc [1] & \U1|pc [2])

	.dataa(\U1|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|pc [2]),
	.cin(gnd),
	.combout(\U1|U1|memoria~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~8 .lut_mask = 16'hAA00;
defparam \U1|U1|memoria~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
fiftyfivenm_lcell_comb \U1|U1|memoria~9 (
// Equation(s):
// \U1|U1|memoria~9_combout  = (\U1|pc [3] & (!\U1|pc [4] & ((!\U1|U1|memoria~8_combout ) # (!\U1|pc [0])))) # (!\U1|pc [3] & ((\U1|pc [4] & (!\U1|pc [0])) # (!\U1|pc [4] & ((\U1|U1|memoria~8_combout )))))

	.dataa(\U1|pc [3]),
	.datab(\U1|pc [4]),
	.datac(\U1|pc [0]),
	.datad(\U1|U1|memoria~8_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~9 .lut_mask = 16'h1726;
defparam \U1|U1|memoria~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
fiftyfivenm_lcell_comb \U1|U1|memoria~10 (
// Equation(s):
// \U1|U1|memoria~10_combout  = (\U1|U1|memoria~4_combout  & ((\U1|pc [0] & (!\U1|U1|memoria~37_combout  & \U1|U1|memoria~9_combout )) # (!\U1|pc [0] & (\U1|U1|memoria~37_combout  & !\U1|U1|memoria~9_combout ))))

	.dataa(\U1|pc [0]),
	.datab(\U1|U1|memoria~4_combout ),
	.datac(\U1|U1|memoria~37_combout ),
	.datad(\U1|U1|memoria~9_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~10 .lut_mask = 16'h0840;
defparam \U1|U1|memoria~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
fiftyfivenm_lcell_comb \U1|U1|memoria~11 (
// Equation(s):
// \U1|U1|memoria~11_combout  = (\U1|pc [4] & (!\U1|pc [3] & (!\U1|pc [5] & !\U1|U1|memoria~8_combout ))) # (!\U1|pc [4] & ((\U1|pc [3] & (\U1|pc [5] $ (\U1|U1|memoria~8_combout ))) # (!\U1|pc [3] & (\U1|pc [5] & \U1|U1|memoria~8_combout ))))

	.dataa(\U1|pc [4]),
	.datab(\U1|pc [3]),
	.datac(\U1|pc [5]),
	.datad(\U1|U1|memoria~8_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~11 .lut_mask = 16'h1442;
defparam \U1|U1|memoria~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
fiftyfivenm_lcell_comb \U1|U1|memoria~12 (
// Equation(s):
// \U1|U1|memoria~12_combout  = (\U1|U1|memoria~4_combout  & (\U1|U1|memoria~11_combout  & (\U1|pc [0] $ (\U1|pc [5]))))

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U1|pc [0]),
	.datac(\U1|pc [5]),
	.datad(\U1|U1|memoria~11_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~12 .lut_mask = 16'h2800;
defparam \U1|U1|memoria~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
fiftyfivenm_lcell_comb \U1|U1|memoria~13 (
// Equation(s):
// \U1|U1|memoria~13_combout  = (\U1|pc [1] & \U1|pc [2])

	.dataa(gnd),
	.datab(\U1|pc [1]),
	.datac(gnd),
	.datad(\U1|pc [2]),
	.cin(gnd),
	.combout(\U1|U1|memoria~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~13 .lut_mask = 16'hCC00;
defparam \U1|U1|memoria~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
fiftyfivenm_lcell_comb \U1|U1|memoria~14 (
// Equation(s):
// \U1|U1|memoria~14_combout  = (\U1|pc [4] & (!\U1|pc [5] & ((\U1|pc [3])))) # (!\U1|pc [4] & (\U1|pc [5] & ((!\U1|pc [3]) # (!\U1|U1|memoria~13_combout ))))

	.dataa(\U1|pc [4]),
	.datab(\U1|pc [5]),
	.datac(\U1|U1|memoria~13_combout ),
	.datad(\U1|pc [3]),
	.cin(gnd),
	.combout(\U1|U1|memoria~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~14 .lut_mask = 16'h2644;
defparam \U1|U1|memoria~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
fiftyfivenm_lcell_comb \U1|U1|memoria~15 (
// Equation(s):
// \U1|U1|memoria~15_combout  = (\U1|U1|memoria~4_combout  & (!\U1|pc [0] & \U1|U1|memoria~14_combout ))

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U1|pc [0]),
	.datac(gnd),
	.datad(\U1|U1|memoria~14_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~15 .lut_mask = 16'h2200;
defparam \U1|U1|memoria~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
fiftyfivenm_lcell_comb \U1|U1|memoria~16 (
// Equation(s):
// \U1|U1|memoria~16_combout  = (\U1|pc [5] & (\U1|pc [4])) # (!\U1|pc [5] & ((\U1|pc [0]) # ((\U1|pc [4] & \U1|pc [3]))))

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [4]),
	.datac(\U1|pc [3]),
	.datad(\U1|pc [0]),
	.cin(gnd),
	.combout(\U1|U1|memoria~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~16 .lut_mask = 16'hDDC8;
defparam \U1|U1|memoria~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
fiftyfivenm_lcell_comb \U1|U1|memoria~17 (
// Equation(s):
// \U1|U1|memoria~17_combout  = (\U1|U1|memoria~4_combout  & ((\U1|pc [1] & (!\U1|U1|memoria~16_combout  & !\U1|pc [5])) # (!\U1|pc [1] & (\U1|U1|memoria~16_combout  $ (\U1|pc [5])))))

	.dataa(\U1|pc [1]),
	.datab(\U1|U1|memoria~16_combout ),
	.datac(\U1|pc [5]),
	.datad(\U1|U1|memoria~4_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~17 .lut_mask = 16'h1600;
defparam \U1|U1|memoria~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
fiftyfivenm_lcell_comb \U1|U1|memoria~18 (
// Equation(s):
// \U1|U1|memoria~18_combout  = (!\U1|pc [5] & !\U1|pc [4])

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|memoria~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~18 .lut_mask = 16'h1111;
defparam \U1|U1|memoria~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
fiftyfivenm_lcell_comb \U1|U1|memoria~38 (
// Equation(s):
// \U1|U1|memoria~38_combout  = (\U1|pc [1] & ((\U1|pc [5]) # ((\U1|pc [0]) # (\U1|pc [3]))))

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [0]),
	.datac(\U1|pc [1]),
	.datad(\U1|pc [3]),
	.cin(gnd),
	.combout(\U1|U1|memoria~38_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~38 .lut_mask = 16'hF0E0;
defparam \U1|U1|memoria~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
fiftyfivenm_lcell_comb \U1|U1|memoria~39 (
// Equation(s):
// \U1|U1|memoria~39_combout  = (\U1|pc [2] & (!\U1|U1|memoria~38_combout  & (\U1|pc [4] $ (\U1|pc [5])))) # (!\U1|pc [2] & (\U1|U1|memoria~38_combout  & (\U1|pc [4] $ (\U1|pc [5]))))

	.dataa(\U1|pc [2]),
	.datab(\U1|pc [4]),
	.datac(\U1|U1|memoria~38_combout ),
	.datad(\U1|pc [5]),
	.cin(gnd),
	.combout(\U1|U1|memoria~39_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~39 .lut_mask = 16'h1248;
defparam \U1|U1|memoria~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
fiftyfivenm_lcell_comb \U1|U1|memoria~19 (
// Equation(s):
// \U1|U1|memoria~19_combout  = \U1|pc [2] $ (((\U1|pc [0] & \U1|pc [1])))

	.dataa(\U1|pc [0]),
	.datab(gnd),
	.datac(\U1|pc [2]),
	.datad(\U1|pc [1]),
	.cin(gnd),
	.combout(\U1|U1|memoria~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~19 .lut_mask = 16'h5AF0;
defparam \U1|U1|memoria~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
fiftyfivenm_lcell_comb \U1|U1|memoria~20 (
// Equation(s):
// \U1|U1|memoria~20_combout  = (\U1|U1|memoria~4_combout  & ((\U1|U1|memoria~39_combout ) # ((\U1|U1|memoria~18_combout  & \U1|U1|memoria~19_combout ))))

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U1|U1|memoria~18_combout ),
	.datac(\U1|U1|memoria~39_combout ),
	.datad(\U1|U1|memoria~19_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~20 .lut_mask = 16'hA8A0;
defparam \U1|U1|memoria~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
fiftyfivenm_lcell_comb \U1|U1|memoria~22 (
// Equation(s):
// \U1|U1|memoria~22_combout  = \U1|pc [3] $ (((\U1|pc [1] & (\U1|pc [0] & \U1|pc [2]))))

	.dataa(\U1|pc [1]),
	.datab(\U1|pc [0]),
	.datac(\U1|pc [3]),
	.datad(\U1|pc [2]),
	.cin(gnd),
	.combout(\U1|U1|memoria~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~22 .lut_mask = 16'h78F0;
defparam \U1|U1|memoria~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
fiftyfivenm_lcell_comb \U1|U1|memoria~21 (
// Equation(s):
// \U1|U1|memoria~21_combout  = (\U1|pc [3] & (\U1|pc [4] & (\U1|U1|memoria~8_combout  & !\U1|pc [5]))) # (!\U1|pc [3] & (!\U1|pc [4] & (!\U1|U1|memoria~8_combout  & \U1|pc [5])))

	.dataa(\U1|pc [3]),
	.datab(\U1|pc [4]),
	.datac(\U1|U1|memoria~8_combout ),
	.datad(\U1|pc [5]),
	.cin(gnd),
	.combout(\U1|U1|memoria~21_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~21 .lut_mask = 16'h0180;
defparam \U1|U1|memoria~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
fiftyfivenm_lcell_comb \U1|U1|memoria~23 (
// Equation(s):
// \U1|U1|memoria~23_combout  = (\U1|U1|memoria~4_combout  & ((\U1|U1|memoria~21_combout ) # ((\U1|U1|memoria~18_combout  & \U1|U1|memoria~22_combout ))))

	.dataa(\U1|U1|memoria~18_combout ),
	.datab(\U1|U1|memoria~22_combout ),
	.datac(\U1|U1|memoria~4_combout ),
	.datad(\U1|U1|memoria~21_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~23 .lut_mask = 16'hF080;
defparam \U1|U1|memoria~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
fiftyfivenm_lcell_comb \U1|U1|memoria~24 (
// Equation(s):
// \U1|U1|memoria~24_combout  = (\U1|pc [1] & (\U1|pc [2] & ((\U1|pc [5]) # (\U1|pc [0]))))

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [0]),
	.datac(\U1|pc [1]),
	.datad(\U1|pc [2]),
	.cin(gnd),
	.combout(\U1|U1|memoria~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~24 .lut_mask = 16'hE000;
defparam \U1|U1|memoria~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
fiftyfivenm_lcell_comb \U1|U1|memoria~25 (
// Equation(s):
// \U1|U1|memoria~25_combout  = (\U1|pc [5] & ((\U1|pc [3] & ((\U1|U1|memoria~24_combout ))) # (!\U1|pc [3] & (!\U1|U1|memoria~8_combout )))) # (!\U1|pc [5] & (\U1|pc [3] $ (((\U1|U1|memoria~24_combout )))))

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [3]),
	.datac(\U1|U1|memoria~8_combout ),
	.datad(\U1|U1|memoria~24_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~25 .lut_mask = 16'h9B46;
defparam \U1|U1|memoria~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
fiftyfivenm_lcell_comb \U1|U1|memoria~26 (
// Equation(s):
// \U1|U1|memoria~26_combout  = (\U1|pc [3] & (\U1|pc [5] $ (((\U1|U1|memoria~24_combout ))))) # (!\U1|pc [3] & (\U1|pc [5] & (\U1|U1|memoria~8_combout )))

	.dataa(\U1|pc [5]),
	.datab(\U1|pc [3]),
	.datac(\U1|U1|memoria~8_combout ),
	.datad(\U1|U1|memoria~24_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~26 .lut_mask = 16'h64A8;
defparam \U1|U1|memoria~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
fiftyfivenm_lcell_comb \U1|U1|memoria~27 (
// Equation(s):
// \U1|U1|memoria~27_combout  = (\U1|U1|memoria~4_combout  & ((\U1|pc [4] & (\U1|U1|memoria~25_combout  $ (!\U1|U1|memoria~26_combout ))) # (!\U1|pc [4] & (!\U1|U1|memoria~25_combout  & \U1|U1|memoria~26_combout ))))

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U1|pc [4]),
	.datac(\U1|U1|memoria~25_combout ),
	.datad(\U1|U1|memoria~26_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~27 .lut_mask = 16'h8208;
defparam \U1|U1|memoria~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N6
fiftyfivenm_lcell_comb \U1|U1|memoria~33 (
// Equation(s):
// \U1|U1|memoria~33_combout  = (\U1|pc [0] & (!\U1|pc [3] & ((!\U1|pc [1]) # (!\U1|pc [2])))) # (!\U1|pc [0] & (((\U1|pc [3]))))

	.dataa(\U1|pc [0]),
	.datab(\U1|pc [2]),
	.datac(\U1|pc [1]),
	.datad(\U1|pc [3]),
	.cin(gnd),
	.combout(\U1|U1|memoria~33_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~33 .lut_mask = 16'h552A;
defparam \U1|U1|memoria~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N4
fiftyfivenm_lcell_comb \U1|U1|memoria~34 (
// Equation(s):
// \U1|U1|memoria~34_combout  = (\U1|pc [4] & (((\U1|pc [5]) # (!\U1|U1|memoria~33_combout )))) # (!\U1|pc [4] & (!\U1|pc [0] & (!\U1|pc [5])))

	.dataa(\U1|pc [0]),
	.datab(\U1|pc [4]),
	.datac(\U1|pc [5]),
	.datad(\U1|U1|memoria~33_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~34_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~34 .lut_mask = 16'hC1CD;
defparam \U1|U1|memoria~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
fiftyfivenm_lcell_comb \U1|U1|memoria~35 (
// Equation(s):
// \U1|U1|memoria~35_combout  = (\U1|pc [0]) # ((\U1|pc [1] & (\U1|pc [3] & \U1|pc [2])))

	.dataa(\U1|pc [1]),
	.datab(\U1|pc [3]),
	.datac(\U1|pc [0]),
	.datad(\U1|pc [2]),
	.cin(gnd),
	.combout(\U1|U1|memoria~35_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~35 .lut_mask = 16'hF8F0;
defparam \U1|U1|memoria~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N14
fiftyfivenm_lcell_comb \U1|U1|memoria~36 (
// Equation(s):
// \U1|U1|memoria~36_combout  = ((\U1|U1|memoria~34_combout ) # ((\U1|pc [5] & \U1|U1|memoria~35_combout ))) # (!\U1|U1|memoria~4_combout )

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U1|pc [5]),
	.datac(\U1|U1|memoria~34_combout ),
	.datad(\U1|U1|memoria~35_combout ),
	.cin(gnd),
	.combout(\U1|U1|memoria~36_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|memoria~36 .lut_mask = 16'hFDF5;
defparam \U1|U1|memoria~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
fiftyfivenm_lcell_comb \U2|master|hwrite~0 (
// Equation(s):
// \U2|master|hwrite~0_combout  = !\U1|U1|memoria~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U1|memoria~36_combout ),
	.cin(gnd),
	.combout(\U2|master|hwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwrite~0 .lut_mask = 16'h00FF;
defparam \U2|master|hwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N13
dffeas \U2|master|hwrite (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwrite~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwrite .is_wysiwyg = "true";
defparam \U2|master|hwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
fiftyfivenm_lcell_comb \U2|slave2|Selector2~0 (
// Equation(s):
// \U2|slave2|Selector2~0_combout  = (\U2|master|hwrite~q  & \U2|slave2|state.s1~q )

	.dataa(gnd),
	.datab(\U2|master|hwrite~q ),
	.datac(gnd),
	.datad(\U2|slave2|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector2~0 .lut_mask = 16'hCC00;
defparam \U2|slave2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N15
dffeas \U2|slave2|state.WRITE (
	.clk(\hclk~input_o ),
	.d(\U2|slave2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|state.WRITE .is_wysiwyg = "true";
defparam \U2|slave2|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
fiftyfivenm_lcell_comb \U2|slave2|Selector3~0 (
// Equation(s):
// \U2|slave2|Selector3~0_combout  = (!\U2|master|hwrite~q  & \U2|slave2|state.s1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwrite~q ),
	.datad(\U2|slave2|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector3~0 .lut_mask = 16'h0F00;
defparam \U2|slave2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N13
dffeas \U2|slave2|state.READ (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|state.READ .is_wysiwyg = "true";
defparam \U2|slave2|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
fiftyfivenm_lcell_comb \U2|slave2|single_flag~2 (
// Equation(s):
// \U2|slave2|single_flag~2_combout  = (\U2|slave2|state.WRITE~q ) # (\U2|slave2|state.READ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|slave2|state.WRITE~q ),
	.datad(\U2|slave2|state.READ~q ),
	.cin(gnd),
	.combout(\U2|slave2|single_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|single_flag~2 .lut_mask = 16'hFFF0;
defparam \U2|slave2|single_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
fiftyfivenm_lcell_comb \U2|slave2|single_flag (
// Equation(s):
// \U2|slave2|single_flag~combout  = (\U2|slave2|single_flag~2_combout  & (\U2|slave2|single_flag~combout )) # (!\U2|slave2|single_flag~2_combout  & ((\U2|slave2|state.s1~q )))

	.dataa(\U2|slave2|single_flag~combout ),
	.datab(\U2|slave2|single_flag~2_combout ),
	.datac(gnd),
	.datad(\U2|slave2|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave2|single_flag~combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|single_flag .lut_mask = 16'hBB88;
defparam \U2|slave2|single_flag .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
fiftyfivenm_lcell_comb \U2|slave2|comb~0 (
// Equation(s):
// \U2|slave2|comb~0_combout  = (\U2|master|hwrite~q  & (\resetn~input_o  & (\U2|slave2|single_flag~combout  & \U2|slave2|state.s1~q )))

	.dataa(\U2|master|hwrite~q ),
	.datab(\resetn~input_o ),
	.datac(\U2|slave2|single_flag~combout ),
	.datad(\U2|slave2|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave2|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|comb~0 .lut_mask = 16'h8000;
defparam \U2|slave2|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N12
fiftyfivenm_lcell_comb \U2|slave2|waddr[3]~feeder (
// Equation(s):
// \U2|slave2|waddr[3]~feeder_combout  = \U1|U1|memoria~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|memoria~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|waddr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|waddr[3]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|waddr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N13
dffeas \U2|slave2|waddr[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|waddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|waddr[3] .is_wysiwyg = "true";
defparam \U2|slave2|waddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N10
fiftyfivenm_lcell_comb \U2|slave2|waddr[0]~feeder (
// Equation(s):
// \U2|slave2|waddr[0]~feeder_combout  = \U1|U1|memoria~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U1|memoria~17_combout ),
	.cin(gnd),
	.combout(\U2|slave2|waddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|waddr[0]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|waddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N11
dffeas \U2|slave2|waddr[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|waddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|waddr[0] .is_wysiwyg = "true";
defparam \U2|slave2|waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N30
fiftyfivenm_lcell_comb \U2|slave2|waddr[2]~feeder (
// Equation(s):
// \U2|slave2|waddr[2]~feeder_combout  = \U1|U1|memoria~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|memoria~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|waddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|waddr[2]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|waddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N31
dffeas \U2|slave2|waddr[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|waddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|waddr[2] .is_wysiwyg = "true";
defparam \U2|slave2|waddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N8
fiftyfivenm_lcell_comb \U2|slave2|waddr[1]~feeder (
// Equation(s):
// \U2|slave2|waddr[1]~feeder_combout  = \U1|U1|memoria~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U1|memoria~20_combout ),
	.cin(gnd),
	.combout(\U2|slave2|waddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|waddr[1]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|waddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N9
dffeas \U2|slave2|waddr[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|waddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|waddr[1] .is_wysiwyg = "true";
defparam \U2|slave2|waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N4
fiftyfivenm_lcell_comb \U2|slave2|mem~12 (
// Equation(s):
// \U2|slave2|mem~12_combout  = (!\U2|slave2|waddr [3] & (!\U2|slave2|waddr [0] & (!\U2|slave2|waddr [2] & !\U2|slave2|waddr [1])))

	.dataa(\U2|slave2|waddr [3]),
	.datab(\U2|slave2|waddr [0]),
	.datac(\U2|slave2|waddr [2]),
	.datad(\U2|slave2|waddr [1]),
	.cin(gnd),
	.combout(\U2|slave2|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~12 .lut_mask = 16'h0001;
defparam \U2|slave2|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N28
fiftyfivenm_lcell_comb \U2|slave2|mem~13 (
// Equation(s):
// \U2|slave2|mem~13_combout  = (\U2|slave2|comb~0_combout  & \U2|slave2|mem~12_combout )

	.dataa(gnd),
	.datab(\U2|slave2|comb~0_combout ),
	.datac(gnd),
	.datad(\U2|slave2|mem~12_combout ),
	.cin(gnd),
	.combout(\U2|slave2|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~13 .lut_mask = 16'hCC00;
defparam \U2|slave2|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \U2|slave2|mem~1 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|master|hwdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~1 .is_wysiwyg = "true";
defparam \U2|slave2|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
fiftyfivenm_lcell_comb \U2|slave2|mem~0feeder (
// Equation(s):
// \U2|slave2|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~0feeder .lut_mask = 16'hFFFF;
defparam \U2|slave2|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \U2|slave2|mem~0 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~0 .is_wysiwyg = "true";
defparam \U2|slave2|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
fiftyfivenm_lcell_comb \U2|slave2|raddr[0]~feeder (
// Equation(s):
// \U2|slave2|raddr[0]~feeder_combout  = \U2|slave2|Selector69~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave2|Selector69~0_combout ),
	.cin(gnd),
	.combout(\U2|slave2|raddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|raddr[0]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|raddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \U2|slave2|raddr[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|raddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|raddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|raddr[0] .is_wysiwyg = "true";
defparam \U2|slave2|raddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N2
fiftyfivenm_lcell_comb \U2|slave2|Selector69~0 (
// Equation(s):
// \U2|slave2|Selector69~0_combout  = (\U2|slave2|Selector1~0_combout  & (\U1|U1|memoria~17_combout )) # (!\U2|slave2|Selector1~0_combout  & ((\U2|slave2|raddr [0])))

	.dataa(gnd),
	.datab(\U1|U1|memoria~17_combout ),
	.datac(\U2|slave2|raddr [0]),
	.datad(\U2|slave2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\U2|slave2|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector69~0 .lut_mask = 16'hCCF0;
defparam \U2|slave2|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N9
dffeas \U2|slave2|raddr[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|raddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|raddr[1] .is_wysiwyg = "true";
defparam \U2|slave2|raddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
fiftyfivenm_lcell_comb \U2|slave2|Selector68~0 (
// Equation(s):
// \U2|slave2|Selector68~0_combout  = (\U2|slave2|Selector1~0_combout  & ((\U1|U1|memoria~20_combout ))) # (!\U2|slave2|Selector1~0_combout  & (\U2|slave2|raddr [1]))

	.dataa(gnd),
	.datab(\U2|slave2|Selector1~0_combout ),
	.datac(\U2|slave2|raddr [1]),
	.datad(\U1|U1|memoria~20_combout ),
	.cin(gnd),
	.combout(\U2|slave2|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector68~0 .lut_mask = 16'hFC30;
defparam \U2|slave2|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N23
dffeas \U2|slave2|raddr[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|raddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|raddr[2] .is_wysiwyg = "true";
defparam \U2|slave2|raddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
fiftyfivenm_lcell_comb \U2|slave2|Selector67~0 (
// Equation(s):
// \U2|slave2|Selector67~0_combout  = (\U2|slave2|Selector1~0_combout  & (\U1|U1|memoria~23_combout )) # (!\U2|slave2|Selector1~0_combout  & ((\U2|slave2|raddr [2])))

	.dataa(\U1|U1|memoria~23_combout ),
	.datab(gnd),
	.datac(\U2|slave2|raddr [2]),
	.datad(\U2|slave2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\U2|slave2|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector67~0 .lut_mask = 16'hAAF0;
defparam \U2|slave2|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N5
dffeas \U2|slave2|raddr[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|Selector66~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|raddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|raddr[3] .is_wysiwyg = "true";
defparam \U2|slave2|raddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
fiftyfivenm_lcell_comb \U2|slave2|Selector66~0 (
// Equation(s):
// \U2|slave2|Selector66~0_combout  = (\U2|slave2|Selector1~0_combout  & ((\U1|U1|memoria~27_combout ))) # (!\U2|slave2|Selector1~0_combout  & (\U2|slave2|raddr [3]))

	.dataa(gnd),
	.datab(\U2|slave2|raddr [3]),
	.datac(\U2|slave2|Selector1~0_combout ),
	.datad(\U1|U1|memoria~27_combout ),
	.cin(gnd),
	.combout(\U2|slave2|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|Selector66~0 .lut_mask = 16'hFC0C;
defparam \U2|slave2|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N26
fiftyfivenm_lcell_comb \U2|slave2|mem~2feeder (
// Equation(s):
// \U2|slave2|mem~2feeder_combout  = \U2|master|hwdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [1]),
	.cin(gnd),
	.combout(\U2|slave2|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~2feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N27
dffeas \U2|slave2|mem~2 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~2 .is_wysiwyg = "true";
defparam \U2|slave2|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
fiftyfivenm_lcell_comb \U2|slave1|Selector2~0 (
// Equation(s):
// \U2|slave1|Selector2~0_combout  = (\U2|slave1|state.s1~q  & \U2|master|hwrite~q )

	.dataa(\U2|slave1|state.s1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwrite~q ),
	.cin(gnd),
	.combout(\U2|slave1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector2~0 .lut_mask = 16'hAA00;
defparam \U2|slave1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
fiftyfivenm_lcell_comb \U2|slave1|state.WRITE~feeder (
// Equation(s):
// \U2|slave1|state.WRITE~feeder_combout  = \U2|slave1|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\U2|slave1|state.WRITE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|state.WRITE~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|state.WRITE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N29
dffeas \U2|slave1|state.WRITE (
	.clk(\hclk~input_o ),
	.d(\U2|slave1|state.WRITE~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|state.WRITE .is_wysiwyg = "true";
defparam \U2|slave1|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
fiftyfivenm_lcell_comb \U2|slave1|Selector3~0 (
// Equation(s):
// \U2|slave1|Selector3~0_combout  = (\U2|slave1|state.s1~q  & !\U2|master|hwrite~q )

	.dataa(\U2|slave1|state.s1~q ),
	.datab(\U2|master|hwrite~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector3~0 .lut_mask = 16'h2222;
defparam \U2|slave1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \U2|slave1|state.READ (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|Selector3~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|state.READ .is_wysiwyg = "true";
defparam \U2|slave1|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
fiftyfivenm_lcell_comb \U2|slave1|single_flag~2 (
// Equation(s):
// \U2|slave1|single_flag~2_combout  = (\U2|slave1|state.WRITE~q ) # (\U2|slave1|state.READ~q )

	.dataa(\U2|slave1|state.WRITE~q ),
	.datab(gnd),
	.datac(\U2|slave1|state.READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|single_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|single_flag~2 .lut_mask = 16'hFAFA;
defparam \U2|slave1|single_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
fiftyfivenm_lcell_comb \U2|slave1|single_flag (
// Equation(s):
// \U2|slave1|single_flag~combout  = (\U2|slave1|single_flag~2_combout  & (\U2|slave1|single_flag~combout )) # (!\U2|slave1|single_flag~2_combout  & ((\U2|slave1|state.s1~q )))

	.dataa(\U2|slave1|single_flag~combout ),
	.datab(\U2|slave1|single_flag~2_combout ),
	.datac(gnd),
	.datad(\U2|slave1|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave1|single_flag~combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|single_flag .lut_mask = 16'hBB88;
defparam \U2|slave1|single_flag .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
fiftyfivenm_lcell_comb \U2|slave1|comb~0 (
// Equation(s):
// \U2|slave1|comb~0_combout  = (\U2|master|hwrite~q  & (\resetn~input_o  & (\U2|slave1|state.s1~q  & \U2|slave1|single_flag~combout )))

	.dataa(\U2|master|hwrite~q ),
	.datab(\resetn~input_o ),
	.datac(\U2|slave1|state.s1~q ),
	.datad(\U2|slave1|single_flag~combout ),
	.cin(gnd),
	.combout(\U2|slave1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|comb~0 .lut_mask = 16'h8000;
defparam \U2|slave1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N25
dffeas \U2|slave1|waddr[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U1|memoria~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|slave1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|waddr[0] .is_wysiwyg = "true";
defparam \U2|slave1|waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
fiftyfivenm_lcell_comb \U2|slave1|waddr[1]~feeder (
// Equation(s):
// \U2|slave1|waddr[1]~feeder_combout  = \U1|U1|memoria~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U1|memoria~20_combout ),
	.cin(gnd),
	.combout(\U2|slave1|waddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|waddr[1]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|waddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \U2|slave1|waddr[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|waddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|waddr[1] .is_wysiwyg = "true";
defparam \U2|slave1|waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
fiftyfivenm_lcell_comb \U2|slave1|waddr[2]~feeder (
// Equation(s):
// \U2|slave1|waddr[2]~feeder_combout  = \U1|U1|memoria~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U1|memoria~23_combout ),
	.cin(gnd),
	.combout(\U2|slave1|waddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|waddr[2]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|waddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \U2|slave1|waddr[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|waddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|waddr[2] .is_wysiwyg = "true";
defparam \U2|slave1|waddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N31
dffeas \U2|slave1|waddr[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U1|memoria~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|slave1|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|waddr[3] .is_wysiwyg = "true";
defparam \U2|slave1|waddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N31
dffeas \U2|slave1|raddr[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|Selector69~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|raddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|raddr[0] .is_wysiwyg = "true";
defparam \U2|slave1|raddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
fiftyfivenm_lcell_comb \U2|slave1|Selector69~0 (
// Equation(s):
// \U2|slave1|Selector69~0_combout  = (\U2|slave1|Selector1~0_combout  & ((\U1|U1|memoria~17_combout ))) # (!\U2|slave1|Selector1~0_combout  & (\U2|slave1|raddr [0]))

	.dataa(gnd),
	.datab(\U2|slave1|raddr [0]),
	.datac(\U1|U1|memoria~17_combout ),
	.datad(\U2|slave1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\U2|slave1|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector69~0 .lut_mask = 16'hF0CC;
defparam \U2|slave1|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N31
dffeas \U2|slave1|raddr[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|raddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|raddr[1] .is_wysiwyg = "true";
defparam \U2|slave1|raddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
fiftyfivenm_lcell_comb \U2|slave1|Selector68~0 (
// Equation(s):
// \U2|slave1|Selector68~0_combout  = (\U2|slave1|Selector1~0_combout  & (\U1|U1|memoria~20_combout )) # (!\U2|slave1|Selector1~0_combout  & ((\U2|slave1|raddr [1])))

	.dataa(gnd),
	.datab(\U1|U1|memoria~20_combout ),
	.datac(\U2|slave1|raddr [1]),
	.datad(\U2|slave1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\U2|slave1|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector68~0 .lut_mask = 16'hCCF0;
defparam \U2|slave1|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N7
dffeas \U2|slave1|raddr[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|raddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|raddr[2] .is_wysiwyg = "true";
defparam \U2|slave1|raddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
fiftyfivenm_lcell_comb \U2|slave1|Selector67~0 (
// Equation(s):
// \U2|slave1|Selector67~0_combout  = (\U2|slave1|Selector1~0_combout  & ((\U1|U1|memoria~23_combout ))) # (!\U2|slave1|Selector1~0_combout  & (\U2|slave1|raddr [2]))

	.dataa(gnd),
	.datab(\U2|slave1|Selector1~0_combout ),
	.datac(\U2|slave1|raddr [2]),
	.datad(\U1|U1|memoria~23_combout ),
	.cin(gnd),
	.combout(\U2|slave1|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector67~0 .lut_mask = 16'hFC30;
defparam \U2|slave1|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N19
dffeas \U2|slave1|raddr[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|Selector66~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|raddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|raddr[3] .is_wysiwyg = "true";
defparam \U2|slave1|raddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
fiftyfivenm_lcell_comb \U2|slave1|Selector66~0 (
// Equation(s):
// \U2|slave1|Selector66~0_combout  = (\U2|slave1|Selector1~0_combout  & ((\U1|U1|memoria~27_combout ))) # (!\U2|slave1|Selector1~0_combout  & (\U2|slave1|raddr [3]))

	.dataa(\U2|slave1|raddr [3]),
	.datab(gnd),
	.datac(\U1|U1|memoria~27_combout ),
	.datad(\U2|slave1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\U2|slave1|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|Selector66~0 .lut_mask = 16'hF0AA;
defparam \U2|slave1|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
fiftyfivenm_lcell_comb \U2|slave1|mem~12 (
// Equation(s):
// \U2|slave1|mem~12_combout  = (!\U2|slave1|waddr [2] & (!\U2|slave1|waddr [0] & (!\U2|slave1|waddr [1] & !\U2|slave1|waddr [3])))

	.dataa(\U2|slave1|waddr [2]),
	.datab(\U2|slave1|waddr [0]),
	.datac(\U2|slave1|waddr [1]),
	.datad(\U2|slave1|waddr [3]),
	.cin(gnd),
	.combout(\U2|slave1|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~12 .lut_mask = 16'h0001;
defparam \U2|slave1|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
fiftyfivenm_lcell_comb \U2|slave1|mem~13 (
// Equation(s):
// \U2|slave1|mem~13_combout  = (\U2|slave1|comb~0_combout  & \U2|slave1|mem~12_combout )

	.dataa(\U2|slave1|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|mem~12_combout ),
	.cin(gnd),
	.combout(\U2|slave1|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~13 .lut_mask = 16'hAA00;
defparam \U2|slave1|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N11
dffeas \U2|slave1|mem~4 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|master|hwdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~4 .is_wysiwyg = "true";
defparam \U2|slave1|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N24
fiftyfivenm_lcell_comb \U2|slave1|mem~0feeder (
// Equation(s):
// \U2|slave1|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~0feeder .lut_mask = 16'hFFFF;
defparam \U2|slave1|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N25
dffeas \U2|slave1|mem~0 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~0 .is_wysiwyg = "true";
defparam \U2|slave1|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N24
fiftyfivenm_lcell_comb \U2|slave2|mem~5feeder (
// Equation(s):
// \U2|slave2|mem~5feeder_combout  = \U2|master|hwdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~5feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N25
dffeas \U2|slave2|mem~5 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~5 .is_wysiwyg = "true";
defparam \U2|slave2|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
fiftyfivenm_lcell_comb \U2|slave1|mem~6feeder (
// Equation(s):
// \U2|slave1|mem~6feeder_combout  = \U2|master|hwdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~6feeder .lut_mask = 16'hF0F0;
defparam \U2|slave1|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \U2|slave1|mem~6 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~6 .is_wysiwyg = "true";
defparam \U2|slave1|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
fiftyfivenm_lcell_comb \U2|slave1|mem~7feeder (
// Equation(s):
// \U2|slave1|mem~7feeder_combout  = \U2|master|hwdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [6]),
	.cin(gnd),
	.combout(\U2|slave1|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~7feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \U2|slave1|mem~7 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~7 .is_wysiwyg = "true";
defparam \U2|slave1|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
fiftyfivenm_lcell_comb \U2|master|state.s1~0 (
// Equation(s):
// \U2|master|state.s1~0_combout  = !\U2|master|state.s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|state.s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|master|state.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|state.s1~0 .lut_mask = 16'h0F0F;
defparam \U2|master|state.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N17
dffeas \U2|master|state.s1 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|state.s1~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|state.s1 .is_wysiwyg = "true";
defparam \U2|master|state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
fiftyfivenm_lcell_comb \U2|master|next_state.READ~0 (
// Equation(s):
// \U2|master|next_state.READ~0_combout  = (\U2|master|state.s1~q ) # (!\U1|U1|memoria~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|memoria~36_combout ),
	.datad(\U2|master|state.s1~q ),
	.cin(gnd),
	.combout(\U2|master|next_state.READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|next_state.READ~0 .lut_mask = 16'hFF0F;
defparam \U2|master|next_state.READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N22
fiftyfivenm_lcell_comb \U2|slave2|mem~8feeder (
// Equation(s):
// \U2|slave2|mem~8feeder_combout  = \U2|master|hwdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [7]),
	.cin(gnd),
	.combout(\U2|slave2|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~8feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N23
dffeas \U2|slave2|mem~8 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~8 .is_wysiwyg = "true";
defparam \U2|slave2|mem~8 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\U2|slave2|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\hclk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U2|master|hwdata [7],\U2|master|hwdata [6],\U2|master|hwdata [5],\U2|master|hwdata [4],\U2|master|hwdata [3],\U2|master|hwdata [2],\U2|master|hwdata [1],\U2|master|hwdata [0]}),
	.portaaddr({\U2|slave2|waddr [3],\U2|slave2|waddr [2],\U2|slave2|waddr [1],\U2|slave2|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\U2|slave2|Selector66~0_combout ,\U2|slave2|Selector67~0_combout ,\U2|slave2|Selector68~0_combout ,\U2|slave2|Selector69~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ahbtop:U2|ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_04g1:auto_generated|ALTSYNCRAM";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 10;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \U2|slave2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
fiftyfivenm_lcell_comb \U2|slave2|hrdata[7]~7 (
// Equation(s):
// \U2|slave2|hrdata[7]~7_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~8_q ))

	.dataa(\U2|slave2|mem~8_q ),
	.datab(\U2|slave2|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[7]~7 .lut_mask = 16'hEE22;
defparam \U2|slave2|hrdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N30
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[16]~feeder_combout  = \U2|master|hwdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [7]),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N31
dffeas \U2|slave2|mem_rtl_0_bypass[16] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N31
dffeas \U2|slave2|mem_rtl_0_bypass[6] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|Selector67~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[7]~feeder_combout  = \U2|slave2|waddr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|slave2|waddr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \U2|slave2|mem_rtl_0_bypass[7] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N11
dffeas \U2|slave2|mem_rtl_0_bypass[5] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|waddr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[8]~feeder_combout  = \U2|slave2|Selector66~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave2|Selector66~0_combout ),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N25
dffeas \U2|slave2|mem_rtl_0_bypass[8] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
fiftyfivenm_lcell_comb \U2|slave2|mem~10 (
// Equation(s):
// \U2|slave2|mem~10_combout  = (\U2|slave2|mem_rtl_0_bypass [6] & (\U2|slave2|mem_rtl_0_bypass [5] & (\U2|slave2|mem_rtl_0_bypass [7] $ (!\U2|slave2|mem_rtl_0_bypass [8])))) # (!\U2|slave2|mem_rtl_0_bypass [6] & (!\U2|slave2|mem_rtl_0_bypass [5] & 
// (\U2|slave2|mem_rtl_0_bypass [7] $ (!\U2|slave2|mem_rtl_0_bypass [8]))))

	.dataa(\U2|slave2|mem_rtl_0_bypass [6]),
	.datab(\U2|slave2|mem_rtl_0_bypass [7]),
	.datac(\U2|slave2|mem_rtl_0_bypass [5]),
	.datad(\U2|slave2|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\U2|slave2|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~10 .lut_mask = 16'h8421;
defparam \U2|slave2|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N13
dffeas \U2|slave2|mem_rtl_0_bypass[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|comb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N17
dffeas \U2|slave2|mem_rtl_0_bypass[4] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|Selector68~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N14
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[2]~feeder_combout  = \U2|slave2|Selector69~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave2|Selector69~0_combout ),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \U2|slave2|mem_rtl_0_bypass[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N19
dffeas \U2|slave2|mem_rtl_0_bypass[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave2|waddr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[3]~feeder_combout  = \U2|slave2|waddr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave2|waddr [1]),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \U2|slave2|mem_rtl_0_bypass[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
fiftyfivenm_lcell_comb \U2|slave2|mem~9 (
// Equation(s):
// \U2|slave2|mem~9_combout  = (\U2|slave2|mem_rtl_0_bypass [4] & (\U2|slave2|mem_rtl_0_bypass [3] & (\U2|slave2|mem_rtl_0_bypass [2] $ (!\U2|slave2|mem_rtl_0_bypass [1])))) # (!\U2|slave2|mem_rtl_0_bypass [4] & (!\U2|slave2|mem_rtl_0_bypass [3] & 
// (\U2|slave2|mem_rtl_0_bypass [2] $ (!\U2|slave2|mem_rtl_0_bypass [1]))))

	.dataa(\U2|slave2|mem_rtl_0_bypass [4]),
	.datab(\U2|slave2|mem_rtl_0_bypass [2]),
	.datac(\U2|slave2|mem_rtl_0_bypass [1]),
	.datad(\U2|slave2|mem_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\U2|slave2|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~9 .lut_mask = 16'h8241;
defparam \U2|slave2|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
fiftyfivenm_lcell_comb \U2|slave2|mem~11 (
// Equation(s):
// \U2|slave2|mem~11_combout  = (\U2|slave2|mem~10_combout  & (\U2|slave2|mem_rtl_0_bypass [0] & \U2|slave2|mem~9_combout ))

	.dataa(\U2|slave2|mem~10_combout ),
	.datab(gnd),
	.datac(\U2|slave2|mem_rtl_0_bypass [0]),
	.datad(\U2|slave2|mem~9_combout ),
	.cin(gnd),
	.combout(\U2|slave2|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~11 .lut_mask = 16'hA000;
defparam \U2|slave2|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
fiftyfivenm_lcell_comb \U2|slave2|hrdata[0]~8 (
// Equation(s):
// \U2|slave2|hrdata[0]~8_combout  = (\U2|slave2|single_flag~combout  & (!\U2|master|hwrite~q  & \U2|slave2|state.s1~q ))

	.dataa(\U2|slave2|single_flag~combout ),
	.datab(\U2|master|hwrite~q ),
	.datac(gnd),
	.datad(\U2|slave2|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[0]~8 .lut_mask = 16'h2200;
defparam \U2|slave2|hrdata[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \U2|slave2|hrdata[7] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[7]~7_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [16]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[7] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
fiftyfivenm_lcell_comb \U2|slave1|mem~8feeder (
// Equation(s):
// \U2|slave1|mem~8feeder_combout  = \U2|master|hwdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~8feeder .lut_mask = 16'hF0F0;
defparam \U2|slave1|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N31
dffeas \U2|slave1|mem~8 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~8 .is_wysiwyg = "true";
defparam \U2|slave1|mem~8 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\U2|slave1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\hclk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U2|master|hwdata [7],\U2|master|hwdata [6],\U2|master|hwdata [5],\U2|master|hwdata [4],\U2|master|hwdata [3],\U2|master|hwdata [2],\U2|master|hwdata [1],\U2|master|hwdata [0]}),
	.portaaddr({\U2|slave1|waddr [3],\U2|slave1|waddr [2],\U2|slave1|waddr [1],\U2|slave1|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\U2|slave1|Selector66~0_combout ,\U2|slave1|Selector67~0_combout ,\U2|slave1|Selector68~0_combout ,\U2|slave1|Selector69~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ahbtop:U2|ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_04g1:auto_generated|ALTSYNCRAM";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 10;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \U2|slave1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N16
fiftyfivenm_lcell_comb \U2|slave1|hrdata[7]~7 (
// Equation(s):
// \U2|slave1|hrdata[7]~7_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~8_q ))

	.dataa(\U2|slave1|mem~8_q ),
	.datab(\U2|slave1|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[7]~7 .lut_mask = 16'hEE22;
defparam \U2|slave1|hrdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[16]~feeder_combout  = \U2|master|hwdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [7]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N27
dffeas \U2|slave1|mem_rtl_0_bypass[16] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[0]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[0]~feeder_combout  = \U2|slave1|comb~0_combout 

	.dataa(gnd),
	.datab(\U2|slave1|comb~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[0]~feeder .lut_mask = 16'hCCCC;
defparam \U2|slave1|mem_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N29
dffeas \U2|slave1|mem_rtl_0_bypass[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \U2|slave1|mem_rtl_0_bypass[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|waddr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[2]~feeder_combout  = \U2|slave1|Selector69~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|slave1|Selector69~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave1|mem_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N3
dffeas \U2|slave1|mem_rtl_0_bypass[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \U2|slave1|mem_rtl_0_bypass[4] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|Selector68~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[1]~feeder_combout  = \U2|slave1|waddr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|waddr [0]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \U2|slave1|mem_rtl_0_bypass[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
fiftyfivenm_lcell_comb \U2|slave1|mem~9 (
// Equation(s):
// \U2|slave1|mem~9_combout  = (\U2|slave1|mem_rtl_0_bypass [3] & (\U2|slave1|mem_rtl_0_bypass [4] & (\U2|slave1|mem_rtl_0_bypass [2] $ (!\U2|slave1|mem_rtl_0_bypass [1])))) # (!\U2|slave1|mem_rtl_0_bypass [3] & (!\U2|slave1|mem_rtl_0_bypass [4] & 
// (\U2|slave1|mem_rtl_0_bypass [2] $ (!\U2|slave1|mem_rtl_0_bypass [1]))))

	.dataa(\U2|slave1|mem_rtl_0_bypass [3]),
	.datab(\U2|slave1|mem_rtl_0_bypass [2]),
	.datac(\U2|slave1|mem_rtl_0_bypass [4]),
	.datad(\U2|slave1|mem_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\U2|slave1|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~9 .lut_mask = 16'h8421;
defparam \U2|slave1|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[7]~feeder_combout  = \U2|slave1|waddr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|waddr [3]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \U2|slave1|mem_rtl_0_bypass[7] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[5]~feeder_combout  = \U2|slave1|waddr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|waddr [2]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \U2|slave1|mem_rtl_0_bypass[5] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N15
dffeas \U2|slave1|mem_rtl_0_bypass[6] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|slave1|Selector67~0_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[8]~feeder_combout  = \U2|slave1|Selector66~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|slave1|Selector66~0_combout ),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N11
dffeas \U2|slave1|mem_rtl_0_bypass[8] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
fiftyfivenm_lcell_comb \U2|slave1|mem~10 (
// Equation(s):
// \U2|slave1|mem~10_combout  = (\U2|slave1|mem_rtl_0_bypass [7] & (\U2|slave1|mem_rtl_0_bypass [8] & (\U2|slave1|mem_rtl_0_bypass [5] $ (!\U2|slave1|mem_rtl_0_bypass [6])))) # (!\U2|slave1|mem_rtl_0_bypass [7] & (!\U2|slave1|mem_rtl_0_bypass [8] & 
// (\U2|slave1|mem_rtl_0_bypass [5] $ (!\U2|slave1|mem_rtl_0_bypass [6]))))

	.dataa(\U2|slave1|mem_rtl_0_bypass [7]),
	.datab(\U2|slave1|mem_rtl_0_bypass [5]),
	.datac(\U2|slave1|mem_rtl_0_bypass [6]),
	.datad(\U2|slave1|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\U2|slave1|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~10 .lut_mask = 16'h8241;
defparam \U2|slave1|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
fiftyfivenm_lcell_comb \U2|slave1|mem~11 (
// Equation(s):
// \U2|slave1|mem~11_combout  = (\U2|slave1|mem_rtl_0_bypass [0] & (\U2|slave1|mem~9_combout  & \U2|slave1|mem~10_combout ))

	.dataa(gnd),
	.datab(\U2|slave1|mem_rtl_0_bypass [0]),
	.datac(\U2|slave1|mem~9_combout ),
	.datad(\U2|slave1|mem~10_combout ),
	.cin(gnd),
	.combout(\U2|slave1|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~11 .lut_mask = 16'hC000;
defparam \U2|slave1|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
fiftyfivenm_lcell_comb \U2|slave1|hrdata[0]~8 (
// Equation(s):
// \U2|slave1|hrdata[0]~8_combout  = (!\U2|master|hwrite~q  & (\U2|slave1|single_flag~combout  & \U2|slave1|state.s1~q ))

	.dataa(gnd),
	.datab(\U2|master|hwrite~q ),
	.datac(\U2|slave1|single_flag~combout ),
	.datad(\U2|slave1|state.s1~q ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[0]~8 .lut_mask = 16'h3000;
defparam \U2|slave1|hrdata[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N17
dffeas \U2|slave1|hrdata[7] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[7]~7_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [16]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[7] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N24
fiftyfivenm_lcell_comb \U2|master|Selector1~0 (
// Equation(s):
// \U2|master|Selector1~0_combout  = (!\U2|master|next_state.READ~0_combout  & ((\U1|U1|memoria~32_combout  & (\U2|slave2|hrdata [7])) # (!\U1|U1|memoria~32_combout  & ((\U2|slave1|hrdata [7])))))

	.dataa(\U2|master|next_state.READ~0_combout ),
	.datab(\U2|slave2|hrdata [7]),
	.datac(\U2|slave1|hrdata [7]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|Selector1~0 .lut_mask = 16'h4450;
defparam \U2|master|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N25
dffeas \U2|master|hwdata[7] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[7] .is_wysiwyg = "true";
defparam \U2|master|hwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
fiftyfivenm_lcell_comb \U2|slave1|hrdata[6]~6 (
// Equation(s):
// \U2|slave1|hrdata[6]~6_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~7_q ))

	.dataa(\U2|slave1|mem~7_q ),
	.datab(\U2|slave1|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[6]~6 .lut_mask = 16'hEE22;
defparam \U2|slave1|hrdata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N14
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[15]~feeder_combout  = \U2|master|hwdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave1|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N15
dffeas \U2|slave1|mem_rtl_0_bypass[15] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N13
dffeas \U2|slave1|hrdata[6] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[6]~6_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [15]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[6] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N16
fiftyfivenm_lcell_comb \U2|slave2|mem~7feeder (
// Equation(s):
// \U2|slave2|mem~7feeder_combout  = \U2|master|hwdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~7feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N17
dffeas \U2|slave2|mem~7 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~7 .is_wysiwyg = "true";
defparam \U2|slave2|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
fiftyfivenm_lcell_comb \U2|slave2|hrdata[6]~6 (
// Equation(s):
// \U2|slave2|hrdata[6]~6_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~7_q ))

	.dataa(\U2|slave2|mem~7_q ),
	.datab(\U2|slave2|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[6]~6 .lut_mask = 16'hEE22;
defparam \U2|slave2|hrdata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[15]~feeder_combout  = \U2|master|hwdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [6]),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \U2|slave2|mem_rtl_0_bypass[15] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N21
dffeas \U2|slave2|hrdata[6] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[6]~6_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [15]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[6] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N22
fiftyfivenm_lcell_comb \U2|master|Selector2~0 (
// Equation(s):
// \U2|master|Selector2~0_combout  = (!\U2|master|next_state.READ~0_combout  & ((\U1|U1|memoria~32_combout  & ((\U2|slave2|hrdata [6]))) # (!\U1|U1|memoria~32_combout  & (\U2|slave1|hrdata [6]))))

	.dataa(\U2|slave1|hrdata [6]),
	.datab(\U2|master|next_state.READ~0_combout ),
	.datac(\U2|slave2|hrdata [6]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|Selector2~0 .lut_mask = 16'h3022;
defparam \U2|master|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N23
dffeas \U2|master|hwdata[6] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[6] .is_wysiwyg = "true";
defparam \U2|master|hwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
fiftyfivenm_lcell_comb \U2|slave1|hrdata[5]~5 (
// Equation(s):
// \U2|slave1|hrdata[5]~5_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~6_q ))

	.dataa(\U2|slave1|mem~6_q ),
	.datab(\U2|slave1|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[5]~5 .lut_mask = 16'hEE22;
defparam \U2|slave1|hrdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N30
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[14]~feeder_combout  = \U2|master|hwdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [5]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N31
dffeas \U2|slave1|mem_rtl_0_bypass[14] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N1
dffeas \U2|slave1|hrdata[5] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[5]~5_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [14]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[5] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N6
fiftyfivenm_lcell_comb \U2|slave2|mem~6feeder (
// Equation(s):
// \U2|slave2|mem~6feeder_combout  = \U2|master|hwdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [5]),
	.cin(gnd),
	.combout(\U2|slave2|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~6feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N7
dffeas \U2|slave2|mem~6 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~6 .is_wysiwyg = "true";
defparam \U2|slave2|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
fiftyfivenm_lcell_comb \U2|slave2|hrdata[5]~5 (
// Equation(s):
// \U2|slave2|hrdata[5]~5_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~6_q ))

	.dataa(\U2|slave2|mem~6_q ),
	.datab(\U2|slave2|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[5]~5 .lut_mask = 16'hEE22;
defparam \U2|slave2|hrdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[14]~feeder_combout  = \U2|master|hwdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [5]),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N3
dffeas \U2|slave2|mem_rtl_0_bypass[14] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N25
dffeas \U2|slave2|hrdata[5] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[5]~5_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [14]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[5] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N8
fiftyfivenm_lcell_comb \U2|master|Selector3~0 (
// Equation(s):
// \U2|master|Selector3~0_combout  = (!\U2|master|next_state.READ~0_combout  & ((\U1|U1|memoria~32_combout  & ((\U2|slave2|hrdata [5]))) # (!\U1|U1|memoria~32_combout  & (\U2|slave1|hrdata [5]))))

	.dataa(\U2|slave1|hrdata [5]),
	.datab(\U2|master|next_state.READ~0_combout ),
	.datac(\U2|slave2|hrdata [5]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|Selector3~0 .lut_mask = 16'h3022;
defparam \U2|master|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N9
dffeas \U2|master|hwdata[5] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[5] .is_wysiwyg = "true";
defparam \U2|master|hwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
fiftyfivenm_lcell_comb \U2|slave2|hrdata[4]~4 (
// Equation(s):
// \U2|slave2|hrdata[4]~4_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~5_q ))

	.dataa(\U2|slave2|mem~5_q ),
	.datab(\U2|slave2|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[4]~4 .lut_mask = 16'hEE22;
defparam \U2|slave2|hrdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[13]~feeder_combout  = \U2|master|hwdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N15
dffeas \U2|slave2|mem_rtl_0_bypass[13] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \U2|slave2|hrdata[4] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[4]~4_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [13]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[4] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
fiftyfivenm_lcell_comb \U2|slave1|mem~5feeder (
// Equation(s):
// \U2|slave1|mem~5feeder_combout  = \U2|master|hwdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [4]),
	.cin(gnd),
	.combout(\U2|slave1|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~5feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N25
dffeas \U2|slave1|mem~5 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~5 .is_wysiwyg = "true";
defparam \U2|slave1|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N6
fiftyfivenm_lcell_comb \U2|slave1|hrdata[4]~4 (
// Equation(s):
// \U2|slave1|hrdata[4]~4_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~5_q ))

	.dataa(\U2|slave1|mem~5_q ),
	.datab(\U2|slave1|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[4]~4 .lut_mask = 16'hEE22;
defparam \U2|slave1|hrdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N0
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[13]~feeder_combout  = \U2|master|hwdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [4]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N1
dffeas \U2|slave1|mem_rtl_0_bypass[13] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N7
dffeas \U2|slave1|hrdata[4] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[4]~4_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [13]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[4] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N2
fiftyfivenm_lcell_comb \U2|master|hwdata[4]~4 (
// Equation(s):
// \U2|master|hwdata[4]~4_combout  = (\U1|U1|memoria~32_combout  & (\U2|slave2|hrdata [4])) # (!\U1|U1|memoria~32_combout  & ((\U2|slave1|hrdata [4])))

	.dataa(\U2|slave2|hrdata [4]),
	.datab(\U2|slave1|hrdata [4]),
	.datac(gnd),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[4]~4 .lut_mask = 16'hAACC;
defparam \U2|master|hwdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N20
fiftyfivenm_lcell_comb \U2|master|hwdata[4]~feeder (
// Equation(s):
// \U2|master|hwdata[4]~feeder_combout  = \U2|master|hwdata[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata[4]~4_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[4]~feeder .lut_mask = 16'hFF00;
defparam \U2|master|hwdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N21
dffeas \U2|master|hwdata[4] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[4]~feeder_combout ),
	.asdata(\U1|U1|memoria~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|master|next_state.READ~0_combout ),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[4] .is_wysiwyg = "true";
defparam \U2|master|hwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
fiftyfivenm_lcell_comb \U2|slave1|hrdata[3]~3 (
// Equation(s):
// \U2|slave1|hrdata[3]~3_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~4_q ))

	.dataa(\U2|slave1|mem~4_q ),
	.datab(\U2|slave1|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[3]~3 .lut_mask = 16'hEE22;
defparam \U2|slave1|hrdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N8
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[12]~feeder_combout  = \U2|master|hwdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave1|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N9
dffeas \U2|slave1|mem_rtl_0_bypass[12] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \U2|slave1|hrdata[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[3]~3_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [12]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[3] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N14
fiftyfivenm_lcell_comb \U2|slave2|mem~4feeder (
// Equation(s):
// \U2|slave2|mem~4feeder_combout  = \U2|master|hwdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~4feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N15
dffeas \U2|slave2|mem~4 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~4 .is_wysiwyg = "true";
defparam \U2|slave2|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N16
fiftyfivenm_lcell_comb \U2|slave2|hrdata[3]~3 (
// Equation(s):
// \U2|slave2|hrdata[3]~3_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~4_q ))

	.dataa(\U2|slave2|mem~4_q ),
	.datab(\U2|slave2|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[3]~3 .lut_mask = 16'hEE22;
defparam \U2|slave2|hrdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[12]~feeder_combout  = \U2|master|hwdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [3]),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N5
dffeas \U2|slave2|mem_rtl_0_bypass[12] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N17
dffeas \U2|slave2|hrdata[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[3]~3_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [12]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[3] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
fiftyfivenm_lcell_comb \U2|master|hwdata[3]~3 (
// Equation(s):
// \U2|master|hwdata[3]~3_combout  = (\U1|U1|memoria~32_combout  & ((\U2|slave2|hrdata [3]))) # (!\U1|U1|memoria~32_combout  & (\U2|slave1|hrdata [3]))

	.dataa(gnd),
	.datab(\U2|slave1|hrdata [3]),
	.datac(\U2|slave2|hrdata [3]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[3]~3 .lut_mask = 16'hF0CC;
defparam \U2|master|hwdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
fiftyfivenm_lcell_comb \U2|master|hwdata[3]~feeder (
// Equation(s):
// \U2|master|hwdata[3]~feeder_combout  = \U2|master|hwdata[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata[3]~3_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[3]~feeder .lut_mask = 16'hFF00;
defparam \U2|master|hwdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N11
dffeas \U2|master|hwdata[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[3]~feeder_combout ),
	.asdata(\U1|U1|memoria~12_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|master|next_state.READ~0_combout ),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[3] .is_wysiwyg = "true";
defparam \U2|master|hwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
fiftyfivenm_lcell_comb \U2|slave1|mem~3feeder (
// Equation(s):
// \U2|slave1|mem~3feeder_combout  = \U2|master|hwdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [2]),
	.cin(gnd),
	.combout(\U2|slave1|mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem~3feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N27
dffeas \U2|slave1|mem~3 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~3 .is_wysiwyg = "true";
defparam \U2|slave1|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N18
fiftyfivenm_lcell_comb \U2|slave1|hrdata[2]~2 (
// Equation(s):
// \U2|slave1|hrdata[2]~2_combout  = (\U2|slave1|mem~0_q  & (\U2|slave1|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\U2|slave1|mem~0_q  & ((\U2|slave1|mem~3_q )))

	.dataa(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\U2|slave1|mem~3_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem~0_q ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[2]~2 .lut_mask = 16'hAACC;
defparam \U2|slave1|hrdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N4
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[11]~feeder_combout  = \U2|master|hwdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [2]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N5
dffeas \U2|slave1|mem_rtl_0_bypass[11] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N19
dffeas \U2|slave1|hrdata[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[2]~2_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [11]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[2] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N20
fiftyfivenm_lcell_comb \U2|slave2|mem~3feeder (
// Equation(s):
// \U2|slave2|mem~3feeder_combout  = \U2|master|hwdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [2]),
	.cin(gnd),
	.combout(\U2|slave2|mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem~3feeder .lut_mask = 16'hFF00;
defparam \U2|slave2|mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N21
dffeas \U2|slave2|mem~3 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|slave2|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem~3 .is_wysiwyg = "true";
defparam \U2|slave2|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
fiftyfivenm_lcell_comb \U2|slave2|hrdata[2]~2 (
// Equation(s):
// \U2|slave2|hrdata[2]~2_combout  = (\U2|slave2|mem~0_q  & (\U2|slave2|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\U2|slave2|mem~0_q  & ((\U2|slave2|mem~3_q )))

	.dataa(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\U2|slave2|mem~3_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem~0_q ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[2]~2 .lut_mask = 16'hAACC;
defparam \U2|slave2|hrdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[11]~feeder_combout  = \U2|master|hwdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N27
dffeas \U2|slave2|mem_rtl_0_bypass[11] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \U2|slave2|hrdata[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[2]~2_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [11]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[2] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N18
fiftyfivenm_lcell_comb \U2|master|hwdata[2]~2 (
// Equation(s):
// \U2|master|hwdata[2]~2_combout  = (\U1|U1|memoria~32_combout  & ((\U2|slave2|hrdata [2]))) # (!\U1|U1|memoria~32_combout  & (\U2|slave1|hrdata [2]))

	.dataa(\U2|slave1|hrdata [2]),
	.datab(gnd),
	.datac(\U2|slave2|hrdata [2]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[2]~2 .lut_mask = 16'hF0AA;
defparam \U2|master|hwdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
fiftyfivenm_lcell_comb \U2|master|hwdata[2]~feeder (
// Equation(s):
// \U2|master|hwdata[2]~feeder_combout  = \U2|master|hwdata[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata[2]~2_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[2]~feeder .lut_mask = 16'hFF00;
defparam \U2|master|hwdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N1
dffeas \U2|master|hwdata[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[2]~feeder_combout ),
	.asdata(\U1|U1|memoria~10_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|master|next_state.READ~0_combout ),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[2] .is_wysiwyg = "true";
defparam \U2|master|hwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
fiftyfivenm_lcell_comb \U2|slave2|hrdata[1]~1 (
// Equation(s):
// \U2|slave2|hrdata[1]~1_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~2_q ))

	.dataa(\U2|slave2|mem~2_q ),
	.datab(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\U2|slave2|mem~0_q ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[1]~1 .lut_mask = 16'hCCAA;
defparam \U2|slave2|hrdata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[10]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[10]~feeder_combout  = \U2|master|hwdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[10]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \U2|slave2|mem_rtl_0_bypass[10] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \U2|slave2|hrdata[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[1]~1_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [10]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[1] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N1
dffeas \U2|slave1|mem~2 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|master|hwdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~2 .is_wysiwyg = "true";
defparam \U2|slave1|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
fiftyfivenm_lcell_comb \U2|slave1|hrdata[1]~1 (
// Equation(s):
// \U2|slave1|hrdata[1]~1_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~2_q ))

	.dataa(\U2|slave1|mem~2_q ),
	.datab(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\U2|slave1|mem~0_q ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[1]~1 .lut_mask = 16'hCCAA;
defparam \U2|slave1|hrdata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N30
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[10]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[10]~feeder_combout  = \U2|master|hwdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [1]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N31
dffeas \U2|slave1|mem_rtl_0_bypass[10] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N21
dffeas \U2|slave1|hrdata[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[1]~1_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [10]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[1] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N18
fiftyfivenm_lcell_comb \U2|master|hwdata[1]~1 (
// Equation(s):
// \U2|master|hwdata[1]~1_combout  = (\U1|U1|memoria~32_combout  & (\U2|slave2|hrdata [1])) # (!\U1|U1|memoria~32_combout  & ((\U2|slave1|hrdata [1])))

	.dataa(gnd),
	.datab(\U2|slave2|hrdata [1]),
	.datac(\U2|slave1|hrdata [1]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[1]~1 .lut_mask = 16'hCCF0;
defparam \U2|master|hwdata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N2
fiftyfivenm_lcell_comb \U2|master|hwdata[1]~feeder (
// Equation(s):
// \U2|master|hwdata[1]~feeder_combout  = \U2|master|hwdata[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata[1]~1_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[1]~feeder .lut_mask = 16'hFF00;
defparam \U2|master|hwdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N3
dffeas \U2|master|hwdata[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[1]~feeder_combout ),
	.asdata(\U1|U1|memoria~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|master|next_state.READ~0_combout ),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[1] .is_wysiwyg = "true";
defparam \U2|master|hwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
fiftyfivenm_lcell_comb \U2|slave2|hrdata[0]~0 (
// Equation(s):
// \U2|slave2|hrdata[0]~0_combout  = (\U2|slave2|mem~0_q  & ((\U2|slave2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\U2|slave2|mem~0_q  & (\U2|slave2|mem~1_q ))

	.dataa(\U2|slave2|mem~1_q ),
	.datab(\U2|slave2|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\U2|slave2|hrdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|hrdata[0]~0 .lut_mask = 16'hEE22;
defparam \U2|slave2|hrdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N22
fiftyfivenm_lcell_comb \U2|slave2|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \U2|slave2|mem_rtl_0_bypass[9]~feeder_combout  = \U2|master|hwdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|master|hwdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|slave2|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \U2|slave2|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N23
dffeas \U2|slave2|mem_rtl_0_bypass[9] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \U2|slave2|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N1
dffeas \U2|slave2|hrdata[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave2|hrdata[0]~0_combout ),
	.asdata(\U2|slave2|mem_rtl_0_bypass [9]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave2|mem~11_combout ),
	.ena(\U2|slave2|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave2|hrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave2|hrdata[0] .is_wysiwyg = "true";
defparam \U2|slave2|hrdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N7
dffeas \U2|slave1|mem~1 (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|master|hwdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|slave1|mem~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem~1 .is_wysiwyg = "true";
defparam \U2|slave1|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
fiftyfivenm_lcell_comb \U2|slave1|hrdata[0]~0 (
// Equation(s):
// \U2|slave1|hrdata[0]~0_combout  = (\U2|slave1|mem~0_q  & ((\U2|slave1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\U2|slave1|mem~0_q  & (\U2|slave1|mem~1_q ))

	.dataa(\U2|slave1|mem~1_q ),
	.datab(\U2|slave1|mem~0_q ),
	.datac(gnd),
	.datad(\U2|slave1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\U2|slave1|hrdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|hrdata[0]~0 .lut_mask = 16'hEE22;
defparam \U2|slave1|hrdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
fiftyfivenm_lcell_comb \U2|slave1|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \U2|slave1|mem_rtl_0_bypass[9]~feeder_combout  = \U2|master|hwdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata [0]),
	.cin(gnd),
	.combout(\U2|slave1|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \U2|slave1|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \U2|slave1|mem_rtl_0_bypass[9] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \U2|slave1|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N11
dffeas \U2|slave1|hrdata[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|slave1|hrdata[0]~0_combout ),
	.asdata(\U2|slave1|mem_rtl_0_bypass [9]),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|slave1|mem~11_combout ),
	.ena(\U2|slave1|hrdata[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|slave1|hrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|slave1|hrdata[0] .is_wysiwyg = "true";
defparam \U2|slave1|hrdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N16
fiftyfivenm_lcell_comb \U2|master|hwdata[0]~0 (
// Equation(s):
// \U2|master|hwdata[0]~0_combout  = (\U1|U1|memoria~32_combout  & (\U2|slave2|hrdata [0])) # (!\U1|U1|memoria~32_combout  & ((\U2|slave1|hrdata [0])))

	.dataa(\U2|slave2|hrdata [0]),
	.datab(gnd),
	.datac(\U2|slave1|hrdata [0]),
	.datad(\U1|U1|memoria~32_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[0]~0 .lut_mask = 16'hAAF0;
defparam \U2|master|hwdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N4
fiftyfivenm_lcell_comb \U2|master|hwdata[0]~feeder (
// Equation(s):
// \U2|master|hwdata[0]~feeder_combout  = \U2|master|hwdata[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|master|hwdata[0]~0_combout ),
	.cin(gnd),
	.combout(\U2|master|hwdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|hwdata[0]~feeder .lut_mask = 16'hFF00;
defparam \U2|master|hwdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N5
dffeas \U2|master|hwdata[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[0]~feeder_combout ),
	.asdata(\U1|U1|memoria~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U2|master|next_state.READ~0_combout ),
	.ena(!\U2|master|state.s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|hwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|hwdata[0] .is_wysiwyg = "true";
defparam \U2|master|hwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
fiftyfivenm_lcell_comb \U2|master|leitura[0]~0 (
// Equation(s):
// \U2|master|leitura[0]~0_combout  = (!\U2|master|state.s1~q  & (\U1|U1|memoria~36_combout  & \resetn~input_o ))

	.dataa(gnd),
	.datab(\U2|master|state.s1~q ),
	.datac(\U1|U1|memoria~36_combout ),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\U2|master|leitura[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|master|leitura[0]~0 .lut_mask = 16'h3000;
defparam \U2|master|leitura[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N17
dffeas \U2|master|leitura[0] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[0] .is_wysiwyg = "true";
defparam \U2|master|leitura[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N19
dffeas \U2|master|leitura[1] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[1] .is_wysiwyg = "true";
defparam \U2|master|leitura[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N19
dffeas \U2|master|leitura[2] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[2] .is_wysiwyg = "true";
defparam \U2|master|leitura[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N13
dffeas \U2|master|leitura[3] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[3] .is_wysiwyg = "true";
defparam \U2|master|leitura[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N3
dffeas \U2|master|leitura[4] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|master|hwdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[4] .is_wysiwyg = "true";
defparam \U2|master|leitura[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
fiftyfivenm_lcell_comb \U2|multip|hrdata[5]~0 (
// Equation(s):
// \U2|multip|hrdata[5]~0_combout  = (\U1|U1|memoria~31_combout  & ((\U1|U1|memoria~4_combout  & (\U2|slave2|hrdata [5])) # (!\U1|U1|memoria~4_combout  & ((\U2|slave1|hrdata [5]))))) # (!\U1|U1|memoria~31_combout  & (((\U2|slave1|hrdata [5]))))

	.dataa(\U1|U1|memoria~31_combout ),
	.datab(\U1|U1|memoria~4_combout ),
	.datac(\U2|slave2|hrdata [5]),
	.datad(\U2|slave1|hrdata [5]),
	.cin(gnd),
	.combout(\U2|multip|hrdata[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|multip|hrdata[5]~0 .lut_mask = 16'hF780;
defparam \U2|multip|hrdata[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N17
dffeas \U2|master|leitura[5] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|multip|hrdata[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[5] .is_wysiwyg = "true";
defparam \U2|master|leitura[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
fiftyfivenm_lcell_comb \U2|multip|hrdata[6]~1 (
// Equation(s):
// \U2|multip|hrdata[6]~1_combout  = (\U1|U1|memoria~31_combout  & ((\U1|U1|memoria~4_combout  & (\U2|slave2|hrdata [6])) # (!\U1|U1|memoria~4_combout  & ((\U2|slave1|hrdata [6]))))) # (!\U1|U1|memoria~31_combout  & (((\U2|slave1|hrdata [6]))))

	.dataa(\U1|U1|memoria~31_combout ),
	.datab(\U1|U1|memoria~4_combout ),
	.datac(\U2|slave2|hrdata [6]),
	.datad(\U2|slave1|hrdata [6]),
	.cin(gnd),
	.combout(\U2|multip|hrdata[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|multip|hrdata[6]~1 .lut_mask = 16'hF780;
defparam \U2|multip|hrdata[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N27
dffeas \U2|master|leitura[6] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|multip|hrdata[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[6] .is_wysiwyg = "true";
defparam \U2|master|leitura[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N10
fiftyfivenm_lcell_comb \U2|multip|hrdata[7]~2 (
// Equation(s):
// \U2|multip|hrdata[7]~2_combout  = (\U1|U1|memoria~4_combout  & ((\U1|U1|memoria~31_combout  & ((\U2|slave2|hrdata [7]))) # (!\U1|U1|memoria~31_combout  & (\U2|slave1|hrdata [7])))) # (!\U1|U1|memoria~4_combout  & (((\U2|slave1|hrdata [7]))))

	.dataa(\U1|U1|memoria~4_combout ),
	.datab(\U1|U1|memoria~31_combout ),
	.datac(\U2|slave1|hrdata [7]),
	.datad(\U2|slave2|hrdata [7]),
	.cin(gnd),
	.combout(\U2|multip|hrdata[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|multip|hrdata[7]~2 .lut_mask = 16'hF870;
defparam \U2|multip|hrdata[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N11
dffeas \U2|master|leitura[7] (
	.clk(\hclk~inputclkctrl_outclk ),
	.d(\U2|multip|hrdata[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|master|leitura[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|master|leitura [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|master|leitura[7] .is_wysiwyg = "true";
defparam \U2|master|leitura[7] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign address[0] = \address[0]~output_o ;

assign address[1] = \address[1]~output_o ;

assign address[2] = \address[2]~output_o ;

assign address[3] = \address[3]~output_o ;

assign address[4] = \address[4]~output_o ;

assign address[5] = \address[5]~output_o ;

assign address[6] = \address[6]~output_o ;

assign address[7] = \address[7]~output_o ;

assign address[8] = \address[8]~output_o ;

assign address[9] = \address[9]~output_o ;

assign address[10] = \address[10]~output_o ;

assign write = \write~output_o ;

assign dout[0] = \dout[0]~output_o ;

assign dout[1] = \dout[1]~output_o ;

assign dout[2] = \dout[2]~output_o ;

assign dout[3] = \dout[3]~output_o ;

assign dout[4] = \dout[4]~output_o ;

assign dout[5] = \dout[5]~output_o ;

assign dout[6] = \dout[6]~output_o ;

assign dout[7] = \dout[7]~output_o ;

assign leitura[0] = \leitura[0]~output_o ;

assign leitura[1] = \leitura[1]~output_o ;

assign leitura[2] = \leitura[2]~output_o ;

assign leitura[3] = \leitura[3]~output_o ;

assign leitura[4] = \leitura[4]~output_o ;

assign leitura[5] = \leitura[5]~output_o ;

assign leitura[6] = \leitura[6]~output_o ;

assign leitura[7] = \leitura[7]~output_o ;

assign hready = \hready~output_o ;

assign memos0[0] = \memos0[0]~output_o ;

assign memos0[1] = \memos0[1]~output_o ;

assign memos0[2] = \memos0[2]~output_o ;

assign memos0[3] = \memos0[3]~output_o ;

assign memos0[4] = \memos0[4]~output_o ;

assign memos0[5] = \memos0[5]~output_o ;

assign memos0[6] = \memos0[6]~output_o ;

assign memos0[7] = \memos0[7]~output_o ;

assign memos1[0] = \memos1[0]~output_o ;

assign memos1[1] = \memos1[1]~output_o ;

assign memos1[2] = \memos1[2]~output_o ;

assign memos1[3] = \memos1[3]~output_o ;

assign memos1[4] = \memos1[4]~output_o ;

assign memos1[5] = \memos1[5]~output_o ;

assign memos1[6] = \memos1[6]~output_o ;

assign memos1[7] = \memos1[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
