Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 16 15:39:54 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.709        0.000                      0                  284        0.134        0.000                      0                  284        4.020        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.709        0.000                      0                  284        0.134        0.000                      0                  284        4.020        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.014ns (21.610%)  route 3.678ns (78.390%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.917     9.835    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.843    steppermotor/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.544    steppermotor/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.014ns (21.610%)  route 3.678ns (78.390%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.917     9.835    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.843    steppermotor/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.544    steppermotor/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.014ns (21.610%)  route 3.678ns (78.390%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.917     9.835    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.843    steppermotor/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.544    steppermotor/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.014ns (21.610%)  route 3.678ns (78.390%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.917     9.835    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.843    steppermotor/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor/count_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.544    steppermotor/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.014ns (22.267%)  route 3.540ns (77.733%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.779     9.696    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504    14.845    steppermotor/clk
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.546    steppermotor/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.014ns (22.267%)  route 3.540ns (77.733%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.779     9.696    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504    14.845    steppermotor/clk
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.546    steppermotor/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.014ns (22.267%)  route 3.540ns (77.733%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.779     9.696    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504    14.845    steppermotor/clk
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.546    steppermotor/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.014ns (22.267%)  route 3.540ns (77.733%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.779     9.696    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504    14.845    steppermotor/clk
    SLICE_X2Y23          FDRE                                         r  steppermotor/count_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.546    steppermotor/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.014ns (22.267%)  route 3.540ns (77.733%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.779     9.696    steppermotor/count[28]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  steppermotor/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.504    14.845    steppermotor/clk
    SLICE_X3Y23          FDRE                                         r  steppermotor/count_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    14.641    steppermotor/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 steppermotor/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.014ns (22.712%)  route 3.451ns (77.288%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.621     5.142    steppermotor/clk
    SLICE_X2Y27          FDRE                                         r  steppermotor/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  steppermotor/count_reg[17]/Q
                         net (fo=4, routed)           0.879     6.540    steppermotor/sel0[17]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     6.664 f  steppermotor/count[28]_i_19/O
                         net (fo=1, routed)           0.433     7.097    steppermotor/count[28]_i_19_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  steppermotor/count[28]_i_7/O
                         net (fo=1, routed)           0.663     7.883    steppermotor/count[28]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I1_O)        0.124     8.007 f  steppermotor/count[28]_i_3/O
                         net (fo=2, routed)           0.786     8.793    steppermotor/count[28]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.917 r  steppermotor/count[28]_i_1/O
                         net (fo=29, routed)          0.690     9.607    steppermotor/count[28]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  steppermotor/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.843    steppermotor/clk
    SLICE_X2Y25          FDRE                                         r  steppermotor/count_reg[10]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.558    steppermotor/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rasdom/random_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasdom/random_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.468    rasdom/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  rasdom/random_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.141     1.609 r  rasdom/random_reg[12]/Q
                         net (fo=2, routed)           0.068     1.677    rasdom/p_1_in
    SLICE_X3Y21          FDRE                                         r  rasdom/random_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.854     1.981    rasdom/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rasdom/random_reg[13]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.075     1.543    rasdom/random_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 keypad/col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.722%)  route 0.111ns (37.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.580     1.463    keypad/clk
    SLICE_X5Y24          FDRE                                         r  keypad/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  keypad/col_reg[3]/Q
                         net (fo=3, routed)           0.111     1.715    keypad/col[3]
    SLICE_X6Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.760 r  keypad/value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    keypad/p_0_out[1]
    SLICE_X6Y23          FDRE                                         r  keypad/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.849     1.976    keypad/clk
    SLICE_X6Y23          FDRE                                         r  keypad/value_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     1.598    keypad/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  score_reg[0]/Q
                         net (fo=5, routed)           0.114     1.721    score_reg__0[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  score[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    score[3]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  score_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121     1.600    score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rasdom/random_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.584     1.467    rasdom/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  rasdom/random_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rasdom/random_reg[8]/Q
                         net (fo=1, routed)           0.172     1.780    rasdom/random_reg_n_0_[8]
    SLICE_X2Y21          SRL16E                                       r  rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.854     1.981    rasdom/clk_IBUF_BUFG
    SLICE_X2Y21          SRL16E                                       r  rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/CLK
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.605    rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.148     1.614 r  score_reg[2]/Q
                         net (fo=3, routed)           0.059     1.673    score_reg__0[2]
    SLICE_X7Y21          FDRE                                         r  in3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  in3_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.017     1.496    in3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rasdom/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randomN_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    rasdom/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  rasdom/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  rasdom/out_reg[3]/Q
                         net (fo=6, routed)           0.125     1.732    outRandom[3]
    SLICE_X5Y21          FDCE                                         r  randomN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  randomN_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.072     1.552    randomN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.838%)  route 0.081ns (33.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    keypad/clk
    SLICE_X6Y27          FDRE                                         r  keypad/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  keypad/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.081     1.711    keypad/FSM_onehot_row_reg_n_0_[1]
    SLICE_X6Y27          FDRE                                         r  keypad/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.851     1.978    keypad/clk
    SLICE_X6Y27          FDRE                                         r  keypad/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.060     1.526    keypad/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rasdom/random_reg[11]_rasdom_random_reg_s_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rasdom/random_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.468    rasdom/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  rasdom/random_reg[11]_rasdom_random_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  rasdom/random_reg[11]_rasdom_random_reg_s_1/Q
                         net (fo=1, routed)           0.082     1.714    rasdom/random_reg[11]_rasdom_random_reg_s_1_n_0
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.759 r  rasdom/random_reg_gate/O
                         net (fo=1, routed)           0.000     1.759    rasdom/random_reg_gate_n_0
    SLICE_X3Y21          FDSE                                         r  rasdom/random_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.854     1.981    rasdom/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  rasdom/random_reg[12]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X3Y21          FDSE (Hold_fdse_C_D)         0.091     1.572    rasdom/random_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rasdom/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    rasdom/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  rasdom/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  rasdom/out_reg[0]/Q
                         net (fo=6, routed)           0.120     1.727    direction/out_reg[3][0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.048     1.775 r  direction/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    direction/out[1]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  direction/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.851     1.978    direction/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  direction/out_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.107     1.586    direction/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rasdom/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duration/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    rasdom/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  rasdom/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  rasdom/out_reg[0]/Q
                         net (fo=6, routed)           0.121     1.728    duration/out_reg[3][0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I3_O)        0.049     1.777 r  duration/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    duration/out[1]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  duration/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.851     1.978    duration/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  duration/out_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.107     1.586    duration/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    direction/out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    direction/out_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    duration/out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    duration/out_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    in0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y22    in0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y21    in0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y21    in0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    in1_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    direction/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    direction/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    duration/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    duration/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    in0_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    in0_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y21    in1_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y21    in1_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    rasdom/random_reg[10]_srl2____rasdom_random_reg_s_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    seven1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    seven1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    seven1/count_reg[8]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    seven1/count_reg[9]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    direction/out_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    direction/out_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    duration/out_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    duration/out_reg[1]/C



