// Seed: 4189643583
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    output tri id_11,
    input supply1 id_12,
    output tri0 id_13
);
  assign id_11 = -1;
  logic [1 : -1] id_15 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    input wor id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    output tri0 id_13,
    output wor id_14,
    output wand id_15,
    output wand id_16,
    output supply0 id_17,
    input wand id_18,
    input uwire id_19,
    input tri1 id_20,
    input wor id_21,
    input tri0 id_22,
    output supply1 id_23,
    output tri id_24
    , id_29,
    input tri id_25,
    input supply1 id_26,
    output supply0 id_27
);
  assign id_16 = id_26;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_26,
      id_27,
      id_14,
      id_21,
      id_3,
      id_6,
      id_22,
      id_8,
      id_5,
      id_13,
      id_19,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
