---
title: å¿œç”¨ç·¨ ç¬¬6ç« ã€€PDKã¨EDAç’°å¢ƒ
---

---

# ğŸ› ï¸ å¿œç”¨ç·¨ ç¬¬6ç« ï¼šPDKã¨EDAç’°å¢ƒ 
**Applied Chapter 6: PDK and EDA Environment**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter6_pdk_and_eda_environment/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter6_pdk_and_eda_environment) |

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**PDKï¼ˆProcess Design Kitï¼‰** ã¯ã€ç‰¹å®šã®åŠå°ä½“ãƒ—ãƒ­ã‚»ã‚¹ã«æœ€é©åŒ–ã•ã‚ŒãŸ **è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒ»SPICEãƒ¢ãƒ‡ãƒ«ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæƒ…å ±ãƒ»EDAçµ±åˆãƒ•ã‚¡ã‚¤ãƒ«ã®é›†åˆä½“** ã§ã™ã€‚  
æœ¬ç« ã§ã¯ã€PDKã®æ§‹æˆè¦ç´ ã€EDAãƒ„ãƒ¼ãƒ«ã¨ã®é–¢ä¿‚ã€è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ã®ãƒ•ãƒ­ãƒ¼ã€ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ã€**BSIMãƒ¢ãƒ‡ãƒ«ã¨ã®é–¢ä¿‚**ãªã©ã€**å®Ÿå‹™ã«ç›´çµã™ã‚‹è¨­è¨ˆåŸºç›¤æ§‹ç¯‰ã®è¦–ç‚¹**ã‚’æ•´ç†ã—ã¾ã™ã€‚

The **Process Design Kit (PDK)** is a collection of files optimized for a specific semiconductor process, including **design rules, SPICE models, layout data, and EDA tool integration files**.  
This chapter organizes practical knowledge of design foundations, including the internal structure of PDKs, their relationship with EDA tools, rule check flows, **and BSIM modeling standards**.

---

## ğŸ“‚ ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆï½œSection Structure

| ğŸ“„ **ãƒ•ã‚¡ã‚¤ãƒ«åï½œFilename** | ğŸ“š **å†…å®¹ï½œDescription** |
|----------------------------|--------------------------|
| [`pdk_structure.md`](./pdk_structure.md) | PDKã®å†…éƒ¨æ§‹æˆï¼ˆãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«ã€ãƒ¢ãƒ‡ãƒ«ã€ã‚·ãƒ³ãƒœãƒ«ç­‰ï¼‰<br>PDK internals: design rules, models, symbols |
| [`eda_toolchain.md`](./eda_toolchain.md) | å•†ç”¨ãƒ»ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹EDAãƒ„ãƒ¼ãƒ«ã¨PDKã®é€£æºæ§‹æˆ<br>EDA-PDK integration using commercial & open-source tools |
| [`rule_check_flow.md`](./rule_check_flow.md) | DRCã€LVSã€ERCãªã©ã®è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ã¨æ¤œè¨¼ãƒ•ãƒ­ãƒ¼<br>Design rule and verification flows: DRC, LVS, ERC |
| [`pdk_compatibility.md`](./pdk_compatibility.md) | ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ã€ãƒãƒ¼ãƒ‰é–“ã®ç§»è¡Œã€æ•™è‚²é©ç”¨è¦–ç‚¹<br>Process portability, node migration, educational adaptation |
| [`bsim_models.md`](./bsim_models.md) | BSIM4 / BSIM-CMG ãƒ¢ãƒ‡ãƒ«ã¨PDKã¨ã®é–¢ä¿‚<br>BSIM4 / BSIM-CMG and their role in PDKs |

---

## ğŸ§® BSIMãƒ¢ãƒ‡ãƒ«ã¨PDKã®é–¢ä¿‚  
### BSIM Models and PDKs

PDKã¯ã€å„ãƒãƒ¼ãƒ‰ã® **MOSãƒ‡ãƒã‚¤ã‚¹ç‰©æ€§ã‚’å¿ å®Ÿã«åæ˜ ã—ãŸSPICEãƒ¢ãƒ‡ãƒ«** ã‚’å«ã¿ã¾ã™ã€‚ãã®ä¸­å¿ƒã¨ãªã‚‹ã®ãŒ **BSIMï¼ˆBerkeley Short-channel IGFET Modelï¼‰** ç³»åˆ—ã§ã‚ã‚Šã€ãƒ—ãƒ­ã‚»ã‚¹ãƒãƒ¼ãƒ‰ã«ã‚ˆã£ã¦ä»¥ä¸‹ã®ã‚ˆã†ãªãƒ¢ãƒ‡ãƒ«ãŒç”¨ã„ã‚‰ã‚Œã¾ã™ï¼š

| ãƒ¢ãƒ‡ãƒ«åï½œModel | å¯¾å¿œãƒãƒ¼ãƒ‰ä¾‹ï½œApplicable Nodes | æ§‹é€ ï½œStructure | ã‚³ãƒ¡ãƒ³ãƒˆï½œNotes |
|-------------|--------------------------|------------------|--------------------------|
| BSIM3       | ï½0.25Î¼m                 | Bulk MOSFET      | æ•™è‚²ç”¨ã«ã‚‚é©ã—ã€Sky130ç­‰ã«æ¡ç”¨ã•ã‚Œã‚‹ã“ã¨ã‚‚ã‚ã‚‹ |
| BSIM4       | ï½65nmã€œ28nm             | Bulk MOSFET      | SCEå¯¾å¿œã€‚FinFETå‰ã®ä¸»æµ |
| BSIM-CMG    | 22nmã€œ3nm FinFET/GAA     | FinFET, GAA      | å¤šã‚²ãƒ¼ãƒˆå¯¾å¿œï¼ˆLevel 54ï¼‰ã€æ¥­ç•Œæ¨™æº– |
| BSIM6       | ç ”ç©¶æ®µéšï¼ˆCFETç­‰ï¼‰       | GAA, CFET        | BSIM-CMGã‚’ç™ºå±•ã•ã›ãŸæ¬¡ä¸–ä»£æ§‹é€ å¯¾å¿œãƒ¢ãƒ‡ãƒ« |

**BSIMãƒ¢ãƒ‡ãƒ«ã¯PDKã«å«ã¾ã‚Œã‚‹ `.model` å®šç¾©ç¾¤ã‚„ `.lib` ãƒ•ã‚¡ã‚¤ãƒ«ã«æ ¼ç´ã•ã‚Œã€å›è·¯è¨­è¨ˆè€…ãŒSPICEã‚„Spectreãªã©ã§å›è·¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’è¡Œã†éš›ã«ä¸å¯æ¬ ãªè¦ç´ **ã¨ãªã‚Šã¾ã™ã€‚

---

## ğŸ¯ å¯¾è±¡èª­è€…ï½œTarget Audience

- **PDKé¸å®šã‚„EDAç’°å¢ƒæ§‹ç¯‰ã«é–¢å¿ƒã®ã‚ã‚‹è¨­è¨ˆè€…**  
  *Engineers interested in PDK selection and EDA integration*
- **Sky130ã‚„OpenLaneãªã©ã€æ•™è‚²ç”¨PDKã«å–ã‚Šçµ„ã‚€å­¦ç¿’è€…**  
  *Learners exploring open-source PDKs like Sky130 with OpenLane*
- **å•†ç”¨PDKã®åˆ¶ç´„ã‚„è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã‚’ç†è§£ã—ãŸã„å®Ÿå‹™è€…**  
  *Professionals analyzing constraints and rule sets in commercial PDKs*
- **BSIMãƒ¢ãƒ‡ãƒ«ã‚’ç†è§£ã—ã€ç‰©ç†è¨­è¨ˆã«åæ˜ ã—ãŸã„å­¦ç”Ÿãƒ»ç ”ç©¶è€…**  
  *Students and researchers exploring BSIM models for accurate physical simulation*

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

| ğŸ§© **ç« ï½œChapter** | ğŸ“˜ **å†…å®¹ï½œDetails** |
|------------------|------------------------|
| [`chapter4_mos_characteristics/`](../chapter4_mos_characteristics/) | PDKãŒæä¾›ã™ã‚‹MOSç‰©æ€§ã¨SPICEãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã®ç†è§£<br>Device physics and SPICE parameters within PDKs |
| [`chapter5_soc_design_flow/`](../chapter5_soc_design_flow/) | EDAãƒ„ãƒ¼ãƒ«ã¨PDKã‚’ç”¨ã„ãŸSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼<br>SoC design flows integrating PDKs and EDA tools |
| [`appendixf1_05_node_params.md`](../f_chapter1_finfet_gaa/appendixf1_05_node_params.md) | FinFET/GAAã®BSIM-CMGå¯¾å¿œãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ãƒªã‚¹ãƒˆ<br>Node-specific parameters aligned with BSIM-CMG |

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
