// Seed: 1170267747
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    inout id_7
);
  type_14(
      1, 1, id_3
  );
  logic id_8;
  defparam id_9.id_10 = id_8;
endmodule
