#Start recording tcl command: 9/15/2017 11:29:29
#Project Location: C:/Users/eliot/Documents/Github/arqui3CM3/shiftL00; Project name: shiftL00
prj_project new -name "shiftL00" -impl "shiftL00" -dev LCMXO2-7000HE-4TG144C -synthesis "synplify"
prj_src add "C:/Users/eliot/Documents/Github/arqui3CM3/divosc00vhdl/div00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/divosc00vhdl/osc00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/divosc00vhdl/packagediv00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/divosc00vhdl/toposcdiv00.vhdl"
prj_project save
prj_src add "C:/Users/eliot/Documents/Github/arqui3CM3/shiftL00/shiftL00.vhdl"
prj_project save
prj_project close
#Stop recording: 9/15/2017 11:54:40
