// Seed: 3172631407
module module_0 (
    inout logic id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = id_3 * 1 - 1;
  logic id_4;
  logic id_5 = 1;
  logic id_6;
  logic id_7;
  assign id_5 = id_5 * 1'd0;
  assign id_5 = id_4;
  type_15(
      1 != id_0, 1, 1, id_0 + 1 + id_5 + id_0
  );
  logic id_8;
  wor   id_9;
  assign id_9[1] = id_5;
endmodule
`define pp_4 0
