#![allow(clippy::missing_safety_doc)]
                #![allow(clippy::identity_op)]
                #![allow(clippy::unnecessary_cast)]
                #![allow(clippy::erasing_op)]

# [doc = "Power control"]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Pwr { ptr : * mut u8 } unsafe impl Send for Pwr { } unsafe impl Sync for Pwr { } impl Pwr { # [inline (always)]
pub const unsafe fn from_ptr (ptr : * mut ()) -> Self { Self { ptr : ptr as _ , } } # [inline (always)]
pub const fn as_ptr (& self) -> * mut () { self . ptr as _ } # [doc = "power control register"]
# [inline (always)]
pub const fn cr (self) -> crate :: common :: Reg < regs :: Cr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x0usize) as _) } } # [doc = "power control/status register"]
# [inline (always)]
pub const fn csr (self) -> crate :: common :: Reg < regs :: Csr , crate :: common :: RW > { unsafe { crate :: common :: Reg :: from_ptr (self . ptr . add (0x04usize) as _) } } } pub mod regs { # [doc = "power control register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Cr (pub u32) ; impl Cr { # [doc = "Low-power deep sleep"]
# [inline (always)]
pub const fn lpsdsr (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "Low-power deep sleep"]
# [inline (always)]
pub fn set_lpsdsr (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } # [doc = "Power down deepsleep"]
# [inline (always)]
pub const fn pdds (& self) -> super :: vals :: Pdds { let val = (self . 0 >> 1usize) & 0x01 ; super :: vals :: Pdds :: from_bits (val as u8) } # [doc = "Power down deepsleep"]
# [inline (always)]
pub fn set_pdds (& mut self , val : super :: vals :: Pdds) { self . 0 = (self . 0 & ! (0x01 << 1usize)) | (((val . to_bits () as u32) & 0x01) << 1usize) ; } # [doc = "Clear wakeup flag"]
# [inline (always)]
pub const fn cwuf (& self) -> bool { let val = (self . 0 >> 2usize) & 0x01 ; val != 0 } # [doc = "Clear wakeup flag"]
# [inline (always)]
pub fn set_cwuf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 2usize)) | (((val as u32) & 0x01) << 2usize) ; } # [doc = "Clear standby flag"]
# [inline (always)]
pub const fn csbf (& self) -> bool { let val = (self . 0 >> 3usize) & 0x01 ; val != 0 } # [doc = "Clear standby flag"]
# [inline (always)]
pub fn set_csbf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 3usize)) | (((val as u32) & 0x01) << 3usize) ; } # [doc = "Power voltage detector enable"]
# [inline (always)]
pub const fn pvde (& self) -> bool { let val = (self . 0 >> 4usize) & 0x01 ; val != 0 } # [doc = "Power voltage detector enable"]
# [inline (always)]
pub fn set_pvde (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 4usize)) | (((val as u32) & 0x01) << 4usize) ; } # [doc = "PVD level selection"]
# [inline (always)]
pub const fn pls (& self) -> u8 { let val = (self . 0 >> 5usize) & 0x07 ; val as u8 } # [doc = "PVD level selection"]
# [inline (always)]
pub fn set_pls (& mut self , val : u8) { self . 0 = (self . 0 & ! (0x07 << 5usize)) | (((val as u32) & 0x07) << 5usize) ; } # [doc = "Disable backup domain write protection"]
# [inline (always)]
pub const fn dbp (& self) -> bool { let val = (self . 0 >> 8usize) & 0x01 ; val != 0 } # [doc = "Disable backup domain write protection"]
# [inline (always)]
pub fn set_dbp (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 8usize)) | (((val as u32) & 0x01) << 8usize) ; } # [doc = "Ultralow power mode"]
# [inline (always)]
pub const fn ulp (& self) -> bool { let val = (self . 0 >> 9usize) & 0x01 ; val != 0 } # [doc = "Ultralow power mode"]
# [inline (always)]
pub fn set_ulp (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 9usize)) | (((val as u32) & 0x01) << 9usize) ; } # [doc = "Fast wakeup"]
# [inline (always)]
pub const fn fwu (& self) -> bool { let val = (self . 0 >> 10usize) & 0x01 ; val != 0 } # [doc = "Fast wakeup"]
# [inline (always)]
pub fn set_fwu (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 10usize)) | (((val as u32) & 0x01) << 10usize) ; } # [doc = "Voltage scaling range selection"]
# [inline (always)]
pub const fn vos (& self) -> super :: vals :: Vos { let val = (self . 0 >> 11usize) & 0x03 ; super :: vals :: Vos :: from_bits (val as u8) } # [doc = "Voltage scaling range selection"]
# [inline (always)]
pub fn set_vos (& mut self , val : super :: vals :: Vos) { self . 0 = (self . 0 & ! (0x03 << 11usize)) | (((val . to_bits () as u32) & 0x03) << 11usize) ; } # [doc = "Low power run mode"]
# [inline (always)]
pub const fn lprun (& self) -> bool { let val = (self . 0 >> 14usize) & 0x01 ; val != 0 } # [doc = "Low power run mode"]
# [inline (always)]
pub fn set_lprun (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 14usize)) | (((val as u32) & 0x01) << 14usize) ; } } impl Default for Cr { # [inline (always)]
fn default () -> Cr { Cr (0) } } # [doc = "power control/status register"]
# [repr (transparent)]
# [derive (Copy , Clone , Eq , PartialEq)]
pub struct Csr (pub u32) ; impl Csr { # [doc = "Wakeup flag"]
# [inline (always)]
pub const fn wuf (& self) -> bool { let val = (self . 0 >> 0usize) & 0x01 ; val != 0 } # [doc = "Wakeup flag"]
# [inline (always)]
pub fn set_wuf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 0usize)) | (((val as u32) & 0x01) << 0usize) ; } # [doc = "Standby flag"]
# [inline (always)]
pub const fn sbf (& self) -> bool { let val = (self . 0 >> 1usize) & 0x01 ; val != 0 } # [doc = "Standby flag"]
# [inline (always)]
pub fn set_sbf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 1usize)) | (((val as u32) & 0x01) << 1usize) ; } # [doc = "PVD output"]
# [inline (always)]
pub const fn pvdo (& self) -> bool { let val = (self . 0 >> 2usize) & 0x01 ; val != 0 } # [doc = "PVD output"]
# [inline (always)]
pub fn set_pvdo (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 2usize)) | (((val as u32) & 0x01) << 2usize) ; } # [doc = "Internal voltage reference (VREFINT) ready flag"]
# [inline (always)]
pub const fn vrefintrdyf (& self) -> bool { let val = (self . 0 >> 3usize) & 0x01 ; val != 0 } # [doc = "Internal voltage reference (VREFINT) ready flag"]
# [inline (always)]
pub fn set_vrefintrdyf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 3usize)) | (((val as u32) & 0x01) << 3usize) ; } # [doc = "Voltage Scaling select flag"]
# [inline (always)]
pub const fn vosf (& self) -> bool { let val = (self . 0 >> 4usize) & 0x01 ; val != 0 } # [doc = "Voltage Scaling select flag"]
# [inline (always)]
pub fn set_vosf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 4usize)) | (((val as u32) & 0x01) << 4usize) ; } # [doc = "Regulator LP flag"]
# [inline (always)]
pub const fn reglpf (& self) -> bool { let val = (self . 0 >> 5usize) & 0x01 ; val != 0 } # [doc = "Regulator LP flag"]
# [inline (always)]
pub fn set_reglpf (& mut self , val : bool) { self . 0 = (self . 0 & ! (0x01 << 5usize)) | (((val as u32) & 0x01) << 5usize) ; } # [doc = "Enable WKUP pin 1"]
# [inline (always)]
pub const fn ewup (& self , n : usize) -> bool { assert ! (n < 3usize) ; let offs = 8usize + n * 1usize ; let val = (self . 0 >> offs) & 0x01 ; val != 0 } # [doc = "Enable WKUP pin 1"]
# [inline (always)]
pub fn set_ewup (& mut self , n : usize , val : bool) { assert ! (n < 3usize) ; let offs = 8usize + n * 1usize ; self . 0 = (self . 0 & ! (0x01 << offs)) | (((val as u32) & 0x01) << offs) ; } } impl Default for Csr { # [inline (always)]
fn default () -> Csr { Csr (0) } } } pub mod vals { # [repr (u8)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub enum Pdds { # [doc = "Enter Stop mode when the CPU enters deepsleep"]
STOP_MODE = 0x0 , # [doc = "Enter Standby mode when the CPU enters deepsleep"]
STANDBY_MODE = 0x01 , } impl Pdds { # [inline (always)]
pub const fn from_bits (val : u8) -> Pdds { unsafe { core :: mem :: transmute (val & 0x01) } } # [inline (always)]
pub const fn to_bits (self) -> u8 { unsafe { core :: mem :: transmute (self) } } } impl From < u8 > for Pdds { # [inline (always)]
fn from (val : u8) -> Pdds { Pdds :: from_bits (val) } } impl From < Pdds > for u8 { # [inline (always)]
fn from (val : Pdds) -> u8 { Pdds :: to_bits (val) } } # [repr (u8)]
# [derive (Copy , Clone , Eq , PartialEq , Ord , PartialOrd)]
pub enum Vos { _RESERVED_0 = 0x0 , # [doc = "Range 1"]
RANGE1 = 0x01 , # [doc = "Range 2"]
RANGE2 = 0x02 , # [doc = "Range 3"]
RANGE3 = 0x03 , } impl Vos { # [inline (always)]
pub const fn from_bits (val : u8) -> Vos { unsafe { core :: mem :: transmute (val & 0x03) } } # [inline (always)]
pub const fn to_bits (self) -> u8 { unsafe { core :: mem :: transmute (self) } } } impl From < u8 > for Vos { # [inline (always)]
fn from (val : u8) -> Vos { Vos :: from_bits (val) } } impl From < Vos > for u8 { # [inline (always)]
fn from (val : Vos) -> u8 { Vos :: to_bits (val) } } }