#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 17 18:23:51 2022
# Process ID: 15924
# Current directory: E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8464 E:\BE_Project\Project\Project_files\DSP\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.xpr
# Log file: E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/vivado.log
# Journal file: E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 891.566 ; gain = 216.281
update_compile_order -fileset sources_1
archive_project C:/Users/abish/Desktop/DSPProc_all.xpr.zip -temp_dir E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/.Xil/Vivado-15924-Helios -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/.Xil/Vivado-15924-Helios' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/.Xil/Vivado-15924-Helios/PrjAr/_X_'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_continue_proc_4_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_continue_proc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_continue_proc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_continue_proc_3_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_continue_proc_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DSPProc_design_DSPProc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_continue_proc_4_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_continue_proc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_continue_proc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_continue_proc_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_continue_proc_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DSPProc_design_DSPProc_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_DSPProc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_DSPProc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_continue_proc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_continue_proc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_continue_proc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_continue_proc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_continue_proc_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_continue_proc_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_continue_proc_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_continue_proc_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_continue_proc_4'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_continue_proc_4'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DSPProc_design_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DSPProc_design_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/.Xil/Vivado-15924-Helios/PrjAr/DSPProc_all/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
exec subst V: E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/.Xil/Vivado-15924-Helios/PrjAr/DSPProc_all/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
Invalid parameter - E:/BE_Project/Project/Project_files/DSP/DSPProc/topLevel/DSPProc/xilinxprj/.Xil/Vivado-15924-Helios/PrjAr/DSPProc_all/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
child process exited abnormally
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 17 18:30:30 2022...
