{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 22:07:50 2024 " "Info: Processing started: Tue May 14 22:07:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../start_stop_selection/start_stop_selection.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../start_stop_selection/start_stop_selection.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop_selection " "Info: Found entity 1: start_stop_selection" {  } { { "../start_stop_selection/start_stop_selection.bdf" "" { Schematic "G:/Project/start_stop_selection/start_stop_selection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_parallel_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_parallel_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_final/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file machine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 machine_v1 " "Info: Found entity 1: machine_v1" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine_v1 " "Info: Elaborating entity \"machine_v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1784 -232 -184 -1752 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24_decoder.bdf 1 1 " "Warning: Using design file 24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "G:/Project/machine_final/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "machine_v1.bdf" "inst2" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1816 -352 -256 -1688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "machine_v1.bdf" "MAR" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -968 2368 2592 -872 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "G:/Project/machine_final/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "38_decoder.bdf 1 1 " "Warning: Using design file 38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_final/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 38_decoder:inst11 " "Info: Elaborating entity \"38_decoder\" for hierarchy \"38_decoder:inst11\"" {  } { { "machine_v1.bdf" "inst11" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1664 1624 1816 -1568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "START_STOP_NEW.bdf 1 1 " "Warning: Using design file START_STOP_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 START_STOP_NEW " "Info: Found entity 1: START_STOP_NEW" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_STOP_NEW START_STOP_NEW:inst26 " "Info: Elaborating entity \"START_STOP_NEW\" for hierarchy \"START_STOP_NEW:inst26\"" {  } { { "machine_v1.bdf" "inst26" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1472 -504 -384 -1344 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst4 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst4\"" {  } { { "machine_v1.bdf" "inst4" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -960 744 1160 -864 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "G:/Project/machine_final/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_final/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "G:/Project/machine_final/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_final/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:A_selector " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:A_selector\"" {  } { { "machine_v1.bdf" "A_selector" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -464 536 888 -368 "A_selector" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_final/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:pc " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:pc\"" {  } { { "machine_v1.bdf" "pc" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -968 1720 1976 -872 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "G:/Project/machine_final/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_final/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_final/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "G:/Project/machine_final/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_final/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "micro_address_generator.bdf 1 1 " "Warning: Using design file micro_address_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_address_generator " "Info: Found entity 1: micro_address_generator" {  } { { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_final/micro_address_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_address_generator micro_address_generator:inst12 " "Info: Elaborating entity \"micro_address_generator\" for hierarchy \"micro_address_generator:inst12\"" {  } { { "machine_v1.bdf" "inst12" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { 256 2328 2472 608 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8_4inputs.bdf 1 1 " "Warning: Using design file mux4-8_4inputs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8_4inputs " "Info: Found entity 1: mux4-8_4inputs" {  } { { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_final/mux4-8_4inputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8_4inputs micro_address_generator:inst12\|mux4-8_4inputs:inst23 " "Info: Elaborating entity \"mux4-8_4inputs\" for hierarchy \"micro_address_generator:inst12\|mux4-8_4inputs:inst23\"" {  } { { "micro_address_generator.bdf" "inst23" { Schematic "G:/Project/machine_final/micro_address_generator.bdf" { { 1432 4760 4856 2072 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register_4x.bdf 1 1 " "Warning: Using design file register_4x.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_4x " "Info: Found entity 1: register_4x" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4x register_4x:inst8 " "Info: Elaborating entity \"register_4x\" for hierarchy \"register_4x:inst8\"" {  } { { "machine_v1.bdf" "inst8" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -968 1336 1656 -808 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8.bdf 1 1 " "Warning: Using design file mux4-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8 " "Info: Found entity 1: mux4-8" {  } { { "mux4-8.bdf" "" { Schematic "G:/Project/machine_final/mux4-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8 register_4x:inst8\|mux4-8:inst6 " "Info: Elaborating entity \"mux4-8\" for hierarchy \"register_4x:inst8\|mux4-8:inst6\"" {  } { { "register_4x.bdf" "inst6" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 440 2112 2208 1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_NEW.bdf 1 1 " "Warning: Using design file MBR_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_NEW " "Info: Found entity 1: MBR_NEW" {  } { { "MBR_NEW.bdf" "" { Schematic "G:/Project/machine_final/MBR_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_NEW MBR_NEW:MDR " "Info: Elaborating entity \"MBR_NEW\" for hierarchy \"MBR_NEW:MDR\"" {  } { { "machine_v1.bdf" "MDR" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -944 2848 3168 -808 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "START_STOP_NEW:inst26\|inst24 START_STOP_NEW:inst26\|inst24~_emulated START_STOP_NEW:inst26\|inst24~latch " "Warning (13310): Register \"START_STOP_NEW:inst26\|inst24\" is converted into an equivalent circuit using register \"START_STOP_NEW:inst26\|inst24~_emulated\" and latch \"START_STOP_NEW:inst26\|inst24~latch\"" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Info: Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Info: Implemented 194 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 22:07:56 2024 " "Info: Processing ended: Tue May 14 22:07:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 22:07:57 2024 " "Info: Processing started: Tue May 14 22:07:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "machine_v1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"machine_v1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "START_STOP_NEW:inst26\|inst31  " "Info: Automatically promoted node START_STOP_NEW:inst26\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38_decoder:inst11\|inst11~104 " "Info: Destination node 38_decoder:inst11\|inst11~104" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_final/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38_decoder:inst11|inst11~104 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_4x:inst8\|inst5 " "Info: Destination node register_4x:inst8\|inst5" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1536 -152 24 -1520 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1552 -152 24 -1536 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_STOP_NEW:inst26|inst31 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst5  " "Info: Automatically promoted node register_4x:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst7  " "Info: Automatically promoted node register_4x:inst8\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst8  " "Info: Automatically promoted node register_4x:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst9  " "Info: Automatically promoted node register_4x:inst8\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load_lr " "Warning: Node \"load_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "load_lr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start " "Warning: Node \"start\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.479 ns register register " "Info: Estimated most critical path is register to register delay of 9.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst1 1 REG LAB_X24_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y12; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.370 ns) 1.597 ns mux2-8:B_sclector\|inst19~145 2 COMB LAB_X23_Y11 1 " "Info: 2: + IC(1.227 ns) + CELL(0.370 ns) = 1.597 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.408 ns mux2-8:B_sclector\|inst19~146 3 COMB LAB_X23_Y11 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.408 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst19~145 mux2-8:B_sclector|inst19~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.219 ns mux2-8:B_sclector\|inst19~147 4 COMB LAB_X23_Y11 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 3.219 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst19~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.030 ns ALU_parallel_8b:inst4\|74181:inst\|45~119 5 COMB LAB_X23_Y11 2 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 4.030 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.206 ns) 5.524 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LAB_X25_Y11 4 " "Info: 6: + IC(1.288 ns) + CELL(0.206 ns) = 5.524 ns; Loc. = LAB_X25_Y11; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 6.335 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LAB_X25_Y11 1 " "Info: 7: + IC(0.605 ns) + CELL(0.206 ns) = 6.335 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.146 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LAB_X25_Y11 1 " "Info: 8: + IC(0.605 ns) + CELL(0.206 ns) = 7.146 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 7.957 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LAB_X25_Y11 9 " "Info: 9: + IC(0.441 ns) + CELL(0.370 ns) = 7.957 ns; Loc. = LAB_X25_Y11; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.537 ns) 9.371 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LAB_X26_Y10 1 " "Info: 10: + IC(0.877 ns) + CELL(0.537 ns) = 9.371 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.479 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LAB_X26_Y10 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 9.479 ns; Loc. = LAB_X26_Y10; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.785 ns ( 29.38 % ) " "Info: Total cell delay = 2.785 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.694 ns ( 70.62 % ) " "Info: Total interconnect delay = 6.694 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.479 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~145 mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Warning: Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD0 0 " "Info: Pin \"LD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD1 0 " "Info: Pin \"LD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD2 0 " "Info: Pin \"LD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD3 0 " "Info: Pin \"LD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD4 0 " "Info: Pin \"LD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD5 0 " "Info: Pin \"LD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD6 0 " "Info: Pin \"LD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD7 0 " "Info: Pin \"LD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA8 0 " "Info: Pin \"LA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA9 0 " "Info: Pin \"LA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA10 0 " "Info: Pin \"LA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA11 0 " "Info: Pin \"LA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA12 0 " "Info: Pin \"LA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA13 0 " "Info: Pin \"LA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA14 0 " "Info: Pin \"LA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA15 0 " "Info: Pin \"LA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR0 0 " "Info: Pin \"LR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR1 0 " "Info: Pin \"LR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR2 0 " "Info: Pin \"LR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR3 0 " "Info: Pin \"LR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR4 0 " "Info: Pin \"LR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR5 0 " "Info: Pin \"LR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR6 0 " "Info: Pin \"LR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR7 0 " "Info: Pin \"LR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD8 0 " "Info: Pin \"LD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD9 0 " "Info: Pin \"LD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD10 0 " "Info: Pin \"LD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD11 0 " "Info: Pin \"LD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD12 0 " "Info: Pin \"LD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD13 0 " "Info: Pin \"LD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD14 0 " "Info: Pin \"LD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD15 0 " "Info: Pin \"LD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_7 0 " "Info: Pin \"LA_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_6 0 " "Info: Pin \"LA_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_5 0 " "Info: Pin \"LA_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_4 0 " "Info: Pin \"LA_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN " "Info: Following pins have the same output enable: EN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 2872 2888 -352 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 2904 2920 -352 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 2936 2952 -352 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 2968 2984 -352 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 3000 3016 -352 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 3032 3048 -352 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 3064 3080 -352 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -528 3096 3112 -352 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 22:08:00 2024 " "Info: Processing ended: Tue May 14 22:08:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 22:08:02 2024 " "Info: Processing started: Tue May 14 22:08:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 22:08:04 2024 " "Info: Processing ended: Tue May 14 22:08:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 22:08:05 2024 " "Info: Processing started: Tue May 14 22:08:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "START_STOP_NEW:inst26\|inst24~latch " "Warning: Node \"START_STOP_NEW:inst26\|inst24~latch\" is a latch" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_consistant " "Info: Assuming node \"CK_consistant\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1448 -832 -664 -1432 "CK_consistant" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_single " "Info: Assuming node \"CK_single\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1400 -840 -672 -1384 "CK_single" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst26\|inst24~latch " "Info: Detected ripple clock \"START_STOP_NEW:inst26\|inst24~latch\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst26\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~104 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~104\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_final/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst26\|inst24~_emulated " "Info: Detected ripple clock \"START_STOP_NEW:inst26\|inst24~_emulated\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst26\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst26\|inst24~head_lut " "Info: Detected gated clock \"START_STOP_NEW:inst26\|inst24~head_lut\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst26\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst26\|inst31 " "Info: Detected gated clock \"START_STOP_NEW:inst26\|inst31\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst26\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_consistant register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 73.47 MHz 13.611 ns Internal " "Info: Clock \"CK_consistant\" has Internal fmax of 73.47 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 13.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.018 ns + Longest register register " "Info: + Longest register to register delay is 8.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.370 ns) 0.830 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X25_Y12_N2 1 " "Info: 2: + IC(0.460 ns) + CELL(0.370 ns) = 0.830 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 1.822 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.397 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 3.887 ns ALU_parallel_8b:inst4\|74181:inst\|74~37 5 COMB LCCOMB_X25_Y11_N14 2 " "Info: 5: + IC(1.120 ns) + CELL(0.370 ns) = 3.887 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.885 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LCCOMB_X25_Y11_N0 4 " "Info: 6: + IC(0.374 ns) + CELL(0.624 ns) = 4.885 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 5.476 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LCCOMB_X25_Y11_N26 1 " "Info: 7: + IC(0.385 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.042 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LCCOMB_X25_Y11_N12 1 " "Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 6.042 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.608 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X25_Y11_N6 9 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.608 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LCCOMB_X26_Y10_N12 1 " "Info: 10: + IC(1.100 ns) + CELL(0.202 ns) = 7.910 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.018 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X26_Y10_N13 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.018 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 38.94 % ) " "Info: Total cell delay = 3.122 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.896 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.329 ns - Smallest " "Info: - Smallest clock skew is -5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_consistant destination 4.387 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_consistant\" to destination register is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1448 -832 -664 -1432 "CK_consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 2.755 ns START_STOP_NEW:inst26\|inst31 2 COMB LCCOMB_X26_Y10_N22 9 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 2.755 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CK_consistant START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 3.367 ns inst16 3 COMB LCCOMB_X26_Y10_N18 8 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 3.367 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.387 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X26_Y10_N13 3 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.387 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 50.79 % ) " "Info: Total cell delay = 2.228 ns ( 50.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 49.21 % ) " "Info: Total interconnect delay = 2.159 ns ( 49.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_consistant source 9.716 ns - Longest register " "Info: - Longest clock path from clock \"CK_consistant\" to source register is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1448 -832 -664 -1432 "CK_consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 2.755 ns START_STOP_NEW:inst26\|inst31 2 COMB LCCOMB_X26_Y10_N22 9 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 2.755 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CK_consistant START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 3.367 ns inst16 3 COMB LCCOMB_X26_Y10_N18 8 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 3.367 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 4.691 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X26_Y10_N9 19 " "Info: 4: + IC(0.354 ns) + CELL(0.970 ns) = 4.691 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 5.770 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X26_Y10_N2 1 " "Info: 5: + IC(0.463 ns) + CELL(0.616 ns) = 5.770 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 6.738 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X26_Y10_N4 1 " "Info: 6: + IC(0.391 ns) + CELL(0.577 ns) = 6.738 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.152 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(1.414 ns) + CELL(0.000 ns) = 8.152 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.716 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X25_Y12_N25 4 " "Info: 8: + IC(0.898 ns) + CELL(0.666 ns) = 9.716 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.391 ns ( 45.19 % ) " "Info: Total cell delay = 4.391 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.325 ns ( 54.81 % ) " "Info: Total interconnect delay = 5.325 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_single register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 73.47 MHz 13.611 ns Internal " "Info: Clock \"CK_single\" has Internal fmax of 73.47 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 13.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.018 ns + Longest register register " "Info: + Longest register to register delay is 8.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.370 ns) 0.830 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X25_Y12_N2 1 " "Info: 2: + IC(0.460 ns) + CELL(0.370 ns) = 0.830 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 1.822 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.397 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 3.887 ns ALU_parallel_8b:inst4\|74181:inst\|74~37 5 COMB LCCOMB_X25_Y11_N14 2 " "Info: 5: + IC(1.120 ns) + CELL(0.370 ns) = 3.887 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.885 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LCCOMB_X25_Y11_N0 4 " "Info: 6: + IC(0.374 ns) + CELL(0.624 ns) = 4.885 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 5.476 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LCCOMB_X25_Y11_N26 1 " "Info: 7: + IC(0.385 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.042 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LCCOMB_X25_Y11_N12 1 " "Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 6.042 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.608 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X25_Y11_N6 9 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.608 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LCCOMB_X26_Y10_N12 1 " "Info: 10: + IC(1.100 ns) + CELL(0.202 ns) = 7.910 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.018 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X26_Y10_N13 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.018 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 38.94 % ) " "Info: Total cell delay = 3.122 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.896 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.329 ns - Smallest " "Info: - Smallest clock skew is -5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_single destination 5.314 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_single\" to destination register is 5.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CK_single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1400 -840 -672 -1384 "CK_single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 2.676 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(1.320 ns) + CELL(0.206 ns) = 2.676 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 3.682 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 3.682 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 4.294 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 4.294 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 5.314 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X26_Y10_N13 3 " "Info: 5: + IC(0.354 ns) + CELL(0.666 ns) = 5.314 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 53.67 % ) " "Info: Total cell delay = 2.852 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 46.33 % ) " "Info: Total interconnect delay = 2.462 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_single source 10.643 ns - Longest register " "Info: - Longest clock path from clock \"CK_single\" to source register is 10.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CK_single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1400 -840 -672 -1384 "CK_single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 2.676 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(1.320 ns) + CELL(0.206 ns) = 2.676 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 3.682 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 3.682 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 4.294 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 4.294 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 5.618 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.970 ns) = 5.618 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 6.697 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X26_Y10_N2 1 " "Info: 6: + IC(0.463 ns) + CELL(0.616 ns) = 6.697 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 7.665 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X26_Y10_N4 1 " "Info: 7: + IC(0.391 ns) + CELL(0.577 ns) = 7.665 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 9.079 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.414 ns) + CELL(0.000 ns) = 9.079 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.643 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y12_N25 4 " "Info: 9: + IC(0.898 ns) + CELL(0.666 ns) = 10.643 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.015 ns ( 47.12 % ) " "Info: Total cell delay = 5.015 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.628 ns ( 52.88 % ) " "Info: Total interconnect delay = 5.628 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.643 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.643 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.643 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.643 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.643 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.643 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 73.47 MHz 13.611 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 73.47 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 13.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.018 ns + Longest register register " "Info: + Longest register to register delay is 8.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.370 ns) 0.830 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X25_Y12_N2 1 " "Info: 2: + IC(0.460 ns) + CELL(0.370 ns) = 0.830 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 1.822 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.397 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 3.887 ns ALU_parallel_8b:inst4\|74181:inst\|74~37 5 COMB LCCOMB_X25_Y11_N14 2 " "Info: 5: + IC(1.120 ns) + CELL(0.370 ns) = 3.887 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.885 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LCCOMB_X25_Y11_N0 4 " "Info: 6: + IC(0.374 ns) + CELL(0.624 ns) = 4.885 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 5.476 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LCCOMB_X25_Y11_N26 1 " "Info: 7: + IC(0.385 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.042 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LCCOMB_X25_Y11_N12 1 " "Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 6.042 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.608 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X25_Y11_N6 9 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.608 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LCCOMB_X26_Y10_N12 1 " "Info: 10: + IC(1.100 ns) + CELL(0.202 ns) = 7.910 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.018 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X26_Y10_N13 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.018 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 38.94 % ) " "Info: Total cell delay = 3.122 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.896 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.329 ns - Smallest " "Info: - Smallest clock skew is -5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 6.892 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 6.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 59 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 59; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.580 ns) 4.254 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(2.670 ns) + CELL(0.580 ns) = 4.254 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 5.260 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 5.260 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 5.872 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 5.872 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 6.892 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X26_Y10_N13 3 " "Info: 5: + IC(0.354 ns) + CELL(0.666 ns) = 6.892 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 44.69 % ) " "Info: Total cell delay = 3.080 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.812 ns ( 55.31 % ) " "Info: Total interconnect delay = 3.812 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 12.221 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 12.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 59 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 59; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.580 ns) 4.254 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(2.670 ns) + CELL(0.580 ns) = 4.254 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 5.260 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 5.260 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 5.872 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 5.872 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 7.196 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.970 ns) = 7.196 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 8.275 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X26_Y10_N2 1 " "Info: 6: + IC(0.463 ns) + CELL(0.616 ns) = 8.275 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 9.243 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X26_Y10_N4 1 " "Info: 7: + IC(0.391 ns) + CELL(0.577 ns) = 9.243 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 10.657 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.414 ns) + CELL(0.000 ns) = 10.657 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 12.221 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y12_N25 4 " "Info: 9: + IC(0.898 ns) + CELL(0.666 ns) = 12.221 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.243 ns ( 42.90 % ) " "Info: Total cell delay = 5.243 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.978 ns ( 57.10 % ) " "Info: Total interconnect delay = 6.978 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 73.47 MHz 13.611 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 73.47 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 13.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.018 ns + Longest register register " "Info: + Longest register to register delay is 8.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.370 ns) 0.830 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X25_Y12_N2 1 " "Info: 2: + IC(0.460 ns) + CELL(0.370 ns) = 0.830 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 1.822 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.397 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 3.887 ns ALU_parallel_8b:inst4\|74181:inst\|74~37 5 COMB LCCOMB_X25_Y11_N14 2 " "Info: 5: + IC(1.120 ns) + CELL(0.370 ns) = 3.887 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.885 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LCCOMB_X25_Y11_N0 4 " "Info: 6: + IC(0.374 ns) + CELL(0.624 ns) = 4.885 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 5.476 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LCCOMB_X25_Y11_N26 1 " "Info: 7: + IC(0.385 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.042 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LCCOMB_X25_Y11_N12 1 " "Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 6.042 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.608 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X25_Y11_N6 9 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.608 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LCCOMB_X26_Y10_N12 1 " "Info: 10: + IC(1.100 ns) + CELL(0.202 ns) = 7.910 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.018 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X26_Y10_N13 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.018 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 38.94 % ) " "Info: Total cell delay = 3.122 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.896 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.329 ns - Smallest " "Info: - Smallest clock skew is -5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 4.992 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 4.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.606 ns) 3.972 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.372 ns) + CELL(0.606 ns) = 3.972 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.992 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X26_Y10_N13 3 " "Info: 3: + IC(0.354 ns) + CELL(0.666 ns) = 4.992 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 45.39 % ) " "Info: Total cell delay = 2.266 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 54.61 % ) " "Info: Total interconnect delay = 2.726 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.372ns 0.354ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 10.321 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 10.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.606 ns) 3.972 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.372 ns) + CELL(0.606 ns) = 3.972 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 5.296 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.970 ns) = 5.296 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 6.375 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X26_Y10_N2 1 " "Info: 4: + IC(0.463 ns) + CELL(0.616 ns) = 6.375 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 7.343 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X26_Y10_N4 1 " "Info: 5: + IC(0.391 ns) + CELL(0.577 ns) = 7.343 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.757 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.000 ns) = 8.757 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.321 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 10.321 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.429 ns ( 42.91 % ) " "Info: Total cell delay = 4.429 ns ( 42.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.892 ns ( 57.09 % ) " "Info: Total interconnect delay = 5.892 ns ( 57.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.321 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.321 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.372ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.372ns 0.354ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.321 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.321 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.372ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.372ns 0.354ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.321 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.321 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.372ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 73.47 MHz 13.611 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 73.47 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 13.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.018 ns + Longest register register " "Info: + Longest register to register delay is 8.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.370 ns) 0.830 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X25_Y12_N2 1 " "Info: 2: + IC(0.460 ns) + CELL(0.370 ns) = 0.830 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 1.822 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.397 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 3.887 ns ALU_parallel_8b:inst4\|74181:inst\|74~37 5 COMB LCCOMB_X25_Y11_N14 2 " "Info: 5: + IC(1.120 ns) + CELL(0.370 ns) = 3.887 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.885 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LCCOMB_X25_Y11_N0 4 " "Info: 6: + IC(0.374 ns) + CELL(0.624 ns) = 4.885 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 5.476 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LCCOMB_X25_Y11_N26 1 " "Info: 7: + IC(0.385 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.042 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LCCOMB_X25_Y11_N12 1 " "Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 6.042 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.608 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X25_Y11_N6 9 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.608 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LCCOMB_X26_Y10_N12 1 " "Info: 10: + IC(1.100 ns) + CELL(0.202 ns) = 7.910 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.018 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X26_Y10_N13 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.018 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 38.94 % ) " "Info: Total cell delay = 3.122 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.896 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.329 ns - Smallest " "Info: - Smallest clock skew is -5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 4.772 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 4.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.370 ns) 3.752 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.752 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.772 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X26_Y10_N13 3 " "Info: 3: + IC(0.354 ns) + CELL(0.666 ns) = 4.772 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 42.33 % ) " "Info: Total cell delay = 2.020 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.752 ns ( 57.67 % ) " "Info: Total interconnect delay = 2.752 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.398ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 10.101 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 10.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.370 ns) 3.752 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.752 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 5.076 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.970 ns) = 5.076 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 6.155 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X26_Y10_N2 1 " "Info: 4: + IC(0.463 ns) + CELL(0.616 ns) = 6.155 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 7.123 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X26_Y10_N4 1 " "Info: 5: + IC(0.391 ns) + CELL(0.577 ns) = 7.123 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.537 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.000 ns) = 8.537 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.101 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 10.101 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.183 ns ( 41.41 % ) " "Info: Total cell delay = 4.183 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.918 ns ( 58.59 % ) " "Info: Total interconnect delay = 5.918 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.398ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.398ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.398ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.398ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.398ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 73.47 MHz 13.611 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 73.47 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 13.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.018 ns + Longest register register " "Info: + Longest register to register delay is 8.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X25_Y12_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.370 ns) 0.830 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X25_Y12_N2 1 " "Info: 2: + IC(0.460 ns) + CELL(0.370 ns) = 0.830 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 1.822 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.397 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 3.887 ns ALU_parallel_8b:inst4\|74181:inst\|74~37 5 COMB LCCOMB_X25_Y11_N14 2 " "Info: 5: + IC(1.120 ns) + CELL(0.370 ns) = 3.887 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.885 ns ALU_parallel_8b:inst4\|74181:inst\|74~38 6 COMB LCCOMB_X25_Y11_N0 4 " "Info: 6: + IC(0.374 ns) + CELL(0.624 ns) = 4.885 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 5.476 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 7 COMB LCCOMB_X25_Y11_N26 1 " "Info: 7: + IC(0.385 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.042 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 8 COMB LCCOMB_X25_Y11_N12 1 " "Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 6.042 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.608 ns ALU_parallel_8b:inst4\|74181:inst1\|77 9 COMB LCCOMB_X25_Y11_N6 9 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.608 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 10 COMB LCCOMB_X26_Y10_N12 1 " "Info: 10: + IC(1.100 ns) + CELL(0.202 ns) = 7.910 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.018 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X26_Y10_N13 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 8.018 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 38.94 % ) " "Info: Total cell delay = 3.122 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.896 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.329 ns - Smallest " "Info: - Smallest clock skew is -5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 4.474 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 4.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.497 ns) 3.454 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(1.973 ns) + CELL(0.497 ns) = 3.454 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.474 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X26_Y10_N13 3 " "Info: 3: + IC(0.354 ns) + CELL(0.666 ns) = 4.474 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 47.99 % ) " "Info: Total cell delay = 2.147 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.327 ns ( 52.01 % ) " "Info: Total interconnect delay = 2.327 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.973ns 0.354ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 9.803 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 9.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.497 ns) 3.454 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(1.973 ns) + CELL(0.497 ns) = 3.454 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 4.778 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.970 ns) = 4.778 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 5.857 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X26_Y10_N2 1 " "Info: 4: + IC(0.463 ns) + CELL(0.616 ns) = 5.857 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 6.825 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X26_Y10_N4 1 " "Info: 5: + IC(0.391 ns) + CELL(0.577 ns) = 6.825 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.239 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.000 ns) = 8.239 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.803 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 9.803 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.310 ns ( 43.97 % ) " "Info: Total cell delay = 4.310 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.493 ns ( 56.03 % ) " "Info: Total interconnect delay = 5.493 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.973ns 0.354ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|74~37 ALU_parallel_8b:inst4|74181:inst|74~38 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.018 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|74~37 {} ALU_parallel_8b:inst4|74181:inst|74~38 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.460ns 0.368ns 0.369ns 1.120ns 0.374ns 0.385ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.973ns 0.354ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_consistant 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CK_consistant\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 CK_consistant 1.114 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"CK_consistant\" (Hold time is 1.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_consistant destination 9.716 ns + Longest register " "Info: + Longest clock path from clock \"CK_consistant\" to destination register is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1448 -832 -664 -1432 "CK_consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 2.755 ns START_STOP_NEW:inst26\|inst31 2 COMB LCCOMB_X26_Y10_N22 9 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 2.755 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CK_consistant START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 3.367 ns inst16 3 COMB LCCOMB_X26_Y10_N18 8 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 3.367 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 4.691 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X26_Y10_N9 19 " "Info: 4: + IC(0.354 ns) + CELL(0.970 ns) = 4.691 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 5.770 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X26_Y10_N2 1 " "Info: 5: + IC(0.463 ns) + CELL(0.616 ns) = 5.770 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 6.738 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X26_Y10_N4 1 " "Info: 6: + IC(0.391 ns) + CELL(0.577 ns) = 6.738 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.152 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(1.414 ns) + CELL(0.000 ns) = 8.152 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.716 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X25_Y12_N25 4 " "Info: 8: + IC(0.898 ns) + CELL(0.666 ns) = 9.716 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.391 ns ( 45.19 % ) " "Info: Total cell delay = 4.391 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.325 ns ( 54.81 % ) " "Info: Total interconnect delay = 5.325 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_consistant source 4.387 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_consistant\" to source register is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1448 -832 -664 -1432 "CK_consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 2.755 ns START_STOP_NEW:inst26\|inst31 2 COMB LCCOMB_X26_Y10_N22 9 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 2.755 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CK_consistant START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 3.367 ns inst16 3 COMB LCCOMB_X26_Y10_N18 8 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 3.367 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.387 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X26_Y10_N9 19 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.387 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 50.79 % ) " "Info: Total cell delay = 2.228 ns ( 50.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 49.21 % ) " "Info: Total interconnect delay = 2.159 ns ( 49.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y10_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X25_Y12_N12 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.351 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 2.351 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.926 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.517 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 5 COMB LCCOMB_X25_Y12_N6 9 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 4.109 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 6 COMB LCCOMB_X25_Y12_N24 1 " "Info: 6: + IC(0.390 ns) + CELL(0.202 ns) = 4.109 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.217 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.217 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 35.97 % ) " "Info: Total cell delay = 1.517 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 64.03 % ) " "Info: Total interconnect delay = 2.700 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_single 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CK_single\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 CK_single 1.114 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"CK_single\" (Hold time is 1.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_single destination 10.643 ns + Longest register " "Info: + Longest clock path from clock \"CK_single\" to destination register is 10.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CK_single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1400 -840 -672 -1384 "CK_single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 2.676 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(1.320 ns) + CELL(0.206 ns) = 2.676 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 3.682 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 3.682 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 4.294 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 4.294 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 5.618 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.970 ns) = 5.618 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 6.697 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X26_Y10_N2 1 " "Info: 6: + IC(0.463 ns) + CELL(0.616 ns) = 6.697 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 7.665 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X26_Y10_N4 1 " "Info: 7: + IC(0.391 ns) + CELL(0.577 ns) = 7.665 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 9.079 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.414 ns) + CELL(0.000 ns) = 9.079 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.643 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y12_N25 4 " "Info: 9: + IC(0.898 ns) + CELL(0.666 ns) = 10.643 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.015 ns ( 47.12 % ) " "Info: Total cell delay = 5.015 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.628 ns ( 52.88 % ) " "Info: Total interconnect delay = 5.628 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.643 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.643 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_single source 5.314 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_single\" to source register is 5.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_single 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CK_single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1400 -840 -672 -1384 "CK_single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 2.676 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(1.320 ns) + CELL(0.206 ns) = 2.676 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 3.682 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 3.682 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 4.294 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 4.294 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 5.314 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.666 ns) = 5.314 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 53.67 % ) " "Info: Total cell delay = 2.852 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 46.33 % ) " "Info: Total interconnect delay = 2.462 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.643 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.643 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y10_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X25_Y12_N12 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.351 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 2.351 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.926 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.517 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 5 COMB LCCOMB_X25_Y12_N6 9 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 4.109 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 6 COMB LCCOMB_X25_Y12_N24 1 " "Info: 6: + IC(0.390 ns) + CELL(0.202 ns) = 4.109 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.217 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.217 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 35.97 % ) " "Info: Total cell delay = 1.517 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 64.03 % ) " "Info: Total interconnect delay = 2.700 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.643 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.643 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { CK_single START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { CK_single {} CK_single~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.320ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 CLR 1.114 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"CLR\" (Hold time is 1.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 12.221 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 12.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 59 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 59; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.580 ns) 4.254 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(2.670 ns) + CELL(0.580 ns) = 4.254 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 5.260 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 5.260 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 5.872 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 5.872 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 7.196 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.970 ns) = 7.196 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 8.275 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X26_Y10_N2 1 " "Info: 6: + IC(0.463 ns) + CELL(0.616 ns) = 8.275 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 9.243 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X26_Y10_N4 1 " "Info: 7: + IC(0.391 ns) + CELL(0.577 ns) = 9.243 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 10.657 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.414 ns) + CELL(0.000 ns) = 10.657 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 12.221 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y12_N25 4 " "Info: 9: + IC(0.898 ns) + CELL(0.666 ns) = 12.221 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.243 ns ( 42.90 % ) " "Info: Total cell delay = 5.243 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.978 ns ( 57.10 % ) " "Info: Total interconnect delay = 6.978 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 6.892 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 6.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 59 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 59; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.580 ns) 4.254 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(2.670 ns) + CELL(0.580 ns) = 4.254 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 5.260 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 5.260 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 5.872 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 5.872 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 6.892 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.666 ns) = 6.892 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 44.69 % ) " "Info: Total cell delay = 3.080 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.812 ns ( 55.31 % ) " "Info: Total interconnect delay = 3.812 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y10_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X25_Y12_N12 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.351 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 2.351 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.926 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.517 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 5 COMB LCCOMB_X25_Y12_N6 9 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 4.109 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 6 COMB LCCOMB_X25_Y12_N24 1 " "Info: 6: + IC(0.390 ns) + CELL(0.202 ns) = 4.109 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.217 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.217 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 35.97 % ) " "Info: Total cell delay = 1.517 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 64.03 % ) " "Info: Total interconnect delay = 2.700 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR6 1.114 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR6\" (Hold time is 1.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 10.321 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 10.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.606 ns) 3.972 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.372 ns) + CELL(0.606 ns) = 3.972 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 5.296 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.970 ns) = 5.296 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 6.375 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X26_Y10_N2 1 " "Info: 4: + IC(0.463 ns) + CELL(0.616 ns) = 6.375 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 7.343 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X26_Y10_N4 1 " "Info: 5: + IC(0.391 ns) + CELL(0.577 ns) = 7.343 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.757 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.000 ns) = 8.757 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.321 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 10.321 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.429 ns ( 42.91 % ) " "Info: Total cell delay = 4.429 ns ( 42.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.892 ns ( 57.09 % ) " "Info: Total interconnect delay = 5.892 ns ( 57.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.321 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.321 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.372ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 4.992 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 4.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.606 ns) 3.972 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.372 ns) + CELL(0.606 ns) = 3.972 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.992 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.666 ns) = 4.992 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 45.39 % ) " "Info: Total cell delay = 2.266 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 54.61 % ) " "Info: Total interconnect delay = 2.726 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.372ns 0.354ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.321 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.321 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.372ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.372ns 0.354ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y10_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X25_Y12_N12 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.351 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 2.351 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.926 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.517 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 5 COMB LCCOMB_X25_Y12_N6 9 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 4.109 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 6 COMB LCCOMB_X25_Y12_N24 1 " "Info: 6: + IC(0.390 ns) + CELL(0.202 ns) = 4.109 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.217 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.217 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 35.97 % ) " "Info: Total cell delay = 1.517 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 64.03 % ) " "Info: Total interconnect delay = 2.700 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.321 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.321 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.372ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.372ns 0.354ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR4 1.114 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR4\" (Hold time is 1.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 10.101 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 10.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.370 ns) 3.752 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.752 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 5.076 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.970 ns) = 5.076 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 6.155 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X26_Y10_N2 1 " "Info: 4: + IC(0.463 ns) + CELL(0.616 ns) = 6.155 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 7.123 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X26_Y10_N4 1 " "Info: 5: + IC(0.391 ns) + CELL(0.577 ns) = 7.123 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.537 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.000 ns) = 8.537 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 10.101 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 10.101 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.183 ns ( 41.41 % ) " "Info: Total cell delay = 4.183 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.918 ns ( 58.59 % ) " "Info: Total interconnect delay = 5.918 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.398ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 4.772 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 4.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.370 ns) 3.752 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(2.398 ns) + CELL(0.370 ns) = 3.752 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.772 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.666 ns) = 4.772 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 42.33 % ) " "Info: Total cell delay = 2.020 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.752 ns ( 57.67 % ) " "Info: Total interconnect delay = 2.752 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.398ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.398ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.398ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y10_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X25_Y12_N12 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.351 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 2.351 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.926 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.517 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 5 COMB LCCOMB_X25_Y12_N6 9 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 4.109 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 6 COMB LCCOMB_X25_Y12_N24 1 " "Info: 6: + IC(0.390 ns) + CELL(0.202 ns) = 4.109 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.217 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.217 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 35.97 % ) " "Info: Total cell delay = 1.517 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 64.03 % ) " "Info: Total interconnect delay = 2.700 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.398ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.398ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR5 1.114 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR5\" (Hold time is 1.114 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 9.803 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 9.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.497 ns) 3.454 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(1.973 ns) + CELL(0.497 ns) = 3.454 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 4.778 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.970 ns) = 4.778 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 5.857 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X26_Y10_N2 1 " "Info: 4: + IC(0.463 ns) + CELL(0.616 ns) = 5.857 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 6.825 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X26_Y10_N4 1 " "Info: 5: + IC(0.391 ns) + CELL(0.577 ns) = 6.825 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 8.239 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.414 ns) + CELL(0.000 ns) = 8.239 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.803 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.898 ns) + CELL(0.666 ns) = 9.803 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.310 ns ( 43.97 % ) " "Info: Total cell delay = 4.310 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.493 ns ( 56.03 % ) " "Info: Total interconnect delay = 5.493 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 4.474 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 4.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.497 ns) 3.454 ns inst16 2 COMB LCCOMB_X26_Y10_N18 8 " "Info: 2: + IC(1.973 ns) + CELL(0.497 ns) = 3.454 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.474 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X26_Y10_N9 19 " "Info: 3: + IC(0.354 ns) + CELL(0.666 ns) = 4.474 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 47.99 % ) " "Info: Total cell delay = 2.147 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.327 ns ( 52.01 % ) " "Info: Total interconnect delay = 2.327 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.973ns 0.354ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.973ns 0.354ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.217 ns - Shortest register register " "Info: - Shortest register to register delay is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y10_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X25_Y12_N12 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.351 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X25_Y12_N30 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 2.351 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.926 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X25_Y12_N10 3 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.517 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 5 COMB LCCOMB_X25_Y12_N6 9 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 4.109 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 6 COMB LCCOMB_X25_Y12_N24 1 " "Info: 6: + IC(0.390 ns) + CELL(0.202 ns) = 4.109 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.217 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X25_Y12_N25 4 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.217 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 35.97 % ) " "Info: Total cell delay = 1.517 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 64.03 % ) " "Info: Total interconnect delay = 2.700 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.474 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.973ns 0.354ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 1.182ns 0.374ns 0.369ns 0.385ns 0.390ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst B_R CK_consistant 11.504 ns register " "Info: tsu for register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (data pin = \"B_R\", clock pin = \"CK_consistant\") is 11.504 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.931 ns + Longest pin register " "Info: + Longest pin to register delay is 15.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.871 ns) + CELL(0.370 ns) 8.256 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X25_Y12_N0 6 " "Info: 2: + IC(6.871 ns) + CELL(0.370 ns) = 8.256 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 6; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "G:/Project/machine_final/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.651 ns) 11.122 ns mux2-8:B_sclector\|inst18~131 3 COMB LCCOMB_X23_Y11_N16 2 " "Info: 3: + IC(2.215 ns) + CELL(0.651 ns) = 11.122 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst18~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst18~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 12.004 ns ALU_parallel_8b:inst4\|74181:inst\|52~256 4 COMB LCCOMB_X24_Y11_N12 4 " "Info: 4: + IC(0.676 ns) + CELL(0.206 ns) = 12.004 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { mux2-8:B_sclector|inst18~131 ALU_parallel_8b:inst4|74181:inst|52~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.651 ns) 13.389 ns ALU_parallel_8b:inst4\|74181:inst1\|74~54 5 COMB LCCOMB_X25_Y11_N26 1 " "Info: 5: + IC(0.734 ns) + CELL(0.651 ns) = 13.389 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst1|74~54 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 13.955 ns ALU_parallel_8b:inst4\|74181:inst1\|74~55 6 COMB LCCOMB_X25_Y11_N12 1 " "Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 13.955 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 14.521 ns ALU_parallel_8b:inst4\|74181:inst1\|77 7 COMB LCCOMB_X25_Y11_N6 9 " "Info: 7: + IC(0.360 ns) + CELL(0.206 ns) = 14.521 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 15.823 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 8 COMB LCCOMB_X26_Y10_N12 1 " "Info: 8: + IC(1.100 ns) + CELL(0.202 ns) = 15.823 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.931 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 9 REG LCFF_X26_Y10_N13 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.931 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.615 ns ( 22.69 % ) " "Info: Total cell delay = 3.615 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.316 ns ( 77.31 % ) " "Info: Total interconnect delay = 12.316 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.931 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst18~131 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.931 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst18~131 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.871ns 2.215ns 0.676ns 0.734ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 1.015ns 0.370ns 0.651ns 0.206ns 0.651ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_consistant destination 4.387 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_consistant\" to destination register is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1448 -832 -664 -1432 "CK_consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 2.755 ns START_STOP_NEW:inst26\|inst31 2 COMB LCCOMB_X26_Y10_N22 9 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 2.755 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CK_consistant START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 3.367 ns inst16 3 COMB LCCOMB_X26_Y10_N18 8 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 3.367 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.387 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X26_Y10_N13 3 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.387 ns; Loc. = LCFF_X26_Y10_N13; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 50.79 % ) " "Info: Total cell delay = 2.228 ns ( 50.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 49.21 % ) " "Info: Total interconnect delay = 2.159 ns ( 49.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.931 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst18~131 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst1|74~54 ALU_parallel_8b:inst4|74181:inst1|74~55 ALU_parallel_8b:inst4|74181:inst1|77 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.931 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst18~131 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst1|74~54 {} ALU_parallel_8b:inst4|74181:inst1|74~55 {} ALU_parallel_8b:inst4|74181:inst1|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.871ns 2.215ns 0.676ns 0.734ns 0.360ns 0.360ns 1.100ns 0.000ns } { 0.000ns 1.015ns 0.370ns 0.651ns 0.206ns 0.651ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { CK_consistant START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { CK_consistant {} CK_consistant~combout {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.399ns 0.406ns 0.354ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LA_5 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 26.112 ns register " "Info: tco from clock \"CLR\" to destination pin \"LA_5\" through register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3\" is 26.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 12.213 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 12.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 59 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 59; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.580 ns) 4.254 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(2.670 ns) + CELL(0.580 ns) = 4.254 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 5.260 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 5.260 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 5.872 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 5.872 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 7.196 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.970 ns) = 7.196 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 8.275 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X26_Y10_N2 1 " "Info: 6: + IC(0.463 ns) + CELL(0.616 ns) = 8.275 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 9.243 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X26_Y10_N4 1 " "Info: 7: + IC(0.391 ns) + CELL(0.577 ns) = 9.243 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 10.657 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.414 ns) + CELL(0.000 ns) = 10.657 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 12.213 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X26_Y11_N1 4 " "Info: 9: + IC(0.890 ns) + CELL(0.666 ns) = 12.213 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.243 ns ( 42.93 % ) " "Info: Total cell delay = 5.243 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.970 ns ( 57.07 % ) " "Info: Total interconnect delay = 6.970 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.213 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.213 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.890ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.595 ns + Longest register pin " "Info: + Longest register to pin delay is 13.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 1 REG LCFF_X26_Y11_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.624 ns) 2.146 ns inst10~97 2 COMB LCCOMB_X24_Y10_N6 1 " "Info: 2: + IC(1.522 ns) + CELL(0.624 ns) = 2.146 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 1; COMB Node = 'inst10~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 inst10~97 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { 40 1224 1288 184 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.206 ns) 3.439 ns inst10 3 COMB LCCOMB_X24_Y11_N30 2 " "Info: 3: + IC(1.087 ns) + CELL(0.206 ns) = 3.439 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 2; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst10~97 inst10 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { 40 1224 1288 184 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.650 ns) 5.200 ns micro_address_generator:inst12\|inst29~187 4 COMB LCCOMB_X25_Y13_N6 3 " "Info: 4: + IC(1.111 ns) + CELL(0.650 ns) = 5.200 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 3; COMB Node = 'micro_address_generator:inst12\|inst29~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { inst10 micro_address_generator:inst12|inst29~187 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_final/micro_address_generator.bdf" { { 2432 3064 3128 2480 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 5.771 ns micro_address_generator:inst12\|inst12~186 5 COMB LCCOMB_X25_Y13_N22 2 " "Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 5.771 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'micro_address_generator:inst12\|inst12~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { micro_address_generator:inst12|inst29~187 micro_address_generator:inst12|inst12~186 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_final/micro_address_generator.bdf" { { 2128 4176 4240 2176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.624 ns) 7.111 ns micro_address_generator:inst12\|inst12~185 6 COMB LCCOMB_X24_Y13_N22 10 " "Info: 6: + IC(0.716 ns) + CELL(0.624 ns) = 7.111 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 10; COMB Node = 'micro_address_generator:inst12\|inst12~185'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { micro_address_generator:inst12|inst12~186 micro_address_generator:inst12|inst12~185 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_final/micro_address_generator.bdf" { { 2128 4176 4240 2176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.368 ns) + CELL(3.116 ns) 13.595 ns LA_5 7 PIN PIN_6 0 " "Info: 7: + IC(3.368 ns) + CELL(3.116 ns) = 13.595 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'LA_5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { micro_address_generator:inst12|inst12~185 LA_5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { 464 2584 2760 480 "LA_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.426 ns ( 39.91 % ) " "Info: Total cell delay = 5.426 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.169 ns ( 60.09 % ) " "Info: Total interconnect delay = 8.169 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.595 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 inst10~97 inst10 micro_address_generator:inst12|inst29~187 micro_address_generator:inst12|inst12~186 micro_address_generator:inst12|inst12~185 LA_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.595 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} inst10~97 {} inst10 {} micro_address_generator:inst12|inst29~187 {} micro_address_generator:inst12|inst12~186 {} micro_address_generator:inst12|inst12~185 {} LA_5 {} } { 0.000ns 1.522ns 1.087ns 1.111ns 0.365ns 0.716ns 3.368ns } { 0.000ns 0.624ns 0.206ns 0.650ns 0.206ns 0.624ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.213 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.213 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.890ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.595 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 inst10~97 inst10 micro_address_generator:inst12|inst29~187 micro_address_generator:inst12|inst12~186 micro_address_generator:inst12|inst12~185 LA_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.595 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} inst10~97 {} inst10 {} micro_address_generator:inst12|inst29~187 {} micro_address_generator:inst12|inst12~186 {} micro_address_generator:inst12|inst12~185 {} LA_5 {} } { 0.000ns 1.522ns 1.087ns 1.111ns 0.365ns 0.716ns 3.368ns } { 0.000ns 0.624ns 0.206ns 0.650ns 0.206ns 0.624ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LR14 20.341 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LR14\" is 20.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.871 ns) + CELL(0.370 ns) 8.256 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X25_Y12_N0 6 " "Info: 2: + IC(6.871 ns) + CELL(0.370 ns) = 8.256 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 6; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "G:/Project/machine_final/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.651 ns) 11.122 ns mux2-8:B_sclector\|inst18~131 3 COMB LCCOMB_X23_Y11_N16 2 " "Info: 3: + IC(2.215 ns) + CELL(0.651 ns) = 11.122 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst18~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst18~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_final/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 12.004 ns ALU_parallel_8b:inst4\|74181:inst\|52~256 4 COMB LCCOMB_X24_Y11_N12 4 " "Info: 4: + IC(0.676 ns) + CELL(0.206 ns) = 12.004 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { mux2-8:B_sclector|inst18~131 ALU_parallel_8b:inst4|74181:inst|52~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.647 ns) 13.385 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 5 COMB LCCOMB_X25_Y11_N2 2 " "Info: 5: + IC(0.734 ns) + CELL(0.647 ns) = 13.385 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.624 ns) 14.386 ns ALU_parallel_8b:inst4\|74181:inst1\|82~166 6 COMB LCCOMB_X25_Y11_N30 1 " "Info: 6: + IC(0.377 ns) + CELL(0.624 ns) = 14.386 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~166 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 14.952 ns ALU_parallel_8b:inst4\|74181:inst1\|82~167 7 COMB LCCOMB_X25_Y11_N8 9 " "Info: 7: + IC(0.360 ns) + CELL(0.206 ns) = 14.952 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU_parallel_8b:inst4|74181:inst1|82~166 ALU_parallel_8b:inst4|74181:inst1|82~167 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.103 ns) + CELL(3.286 ns) 20.341 ns LR14 8 PIN PIN_164 0 " "Info: 8: + IC(2.103 ns) + CELL(3.286 ns) = 20.341 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'LR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { ALU_parallel_8b:inst4|74181:inst1|82~167 LR14 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1016 1072 1248 -1000 "LR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 34.44 % ) " "Info: Total cell delay = 7.005 ns ( 34.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.336 ns ( 65.56 % ) " "Info: Total interconnect delay = 13.336 ns ( 65.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.341 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst18~131 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~166 ALU_parallel_8b:inst4|74181:inst1|82~167 LR14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.341 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst18~131 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~166 {} ALU_parallel_8b:inst4|74181:inst1|82~167 {} LR14 {} } { 0.000ns 0.000ns 6.871ns 2.215ns 0.676ns 0.734ns 0.377ns 0.360ns 2.103ns } { 0.000ns 1.015ns 0.370ns 0.651ns 0.206ns 0.647ns 0.624ns 0.206ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 CLR 3.517 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 3.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 12.221 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 12.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 59 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 59; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1432 -808 -640 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.580 ns) 4.254 ns START_STOP_NEW:inst26\|inst24~head_lut 2 COMB LCCOMB_X26_Y10_N30 1 " "Info: 2: + IC(2.670 ns) + CELL(0.580 ns) = 4.254 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 1; COMB Node = 'START_STOP_NEW:inst26\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 5.260 ns START_STOP_NEW:inst26\|inst31 3 COMB LCCOMB_X26_Y10_N22 9 " "Info: 3: + IC(0.382 ns) + CELL(0.624 ns) = 5.260 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 9; COMB Node = 'START_STOP_NEW:inst26\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "G:/Project/machine_final/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 5.872 ns inst16 4 COMB LCCOMB_X26_Y10_N18 8 " "Info: 4: + IC(0.406 ns) + CELL(0.206 ns) = 5.872 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { START_STOP_NEW:inst26|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.970 ns) 7.196 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X26_Y10_N9 19 " "Info: 5: + IC(0.354 ns) + CELL(0.970 ns) = 7.196 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.616 ns) 8.275 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X26_Y10_N2 1 " "Info: 6: + IC(0.463 ns) + CELL(0.616 ns) = 8.275 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.577 ns) 9.243 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X26_Y10_N4 1 " "Info: 7: + IC(0.391 ns) + CELL(0.577 ns) = 9.243 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 10.657 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.414 ns) + CELL(0.000 ns) = 10.657 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_final/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 12.221 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X25_Y12_N25 4 " "Info: 9: + IC(0.898 ns) + CELL(0.666 ns) = 12.221 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.243 ns ( 42.90 % ) " "Info: Total cell delay = 5.243 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.978 ns ( 57.10 % ) " "Info: Total interconnect delay = 6.978 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.010 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 3; PIN Node = 'C0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_final/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.668 ns) + CELL(0.647 ns) 8.310 ns ALU_parallel_8b:inst4\|74181:inst\|80~22 2 COMB LCCOMB_X25_Y12_N6 9 " "Info: 2: + IC(6.668 ns) + CELL(0.647 ns) = 8.310 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.315 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~22 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 8.902 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 3 COMB LCCOMB_X25_Y12_N24 1 " "Info: 3: + IC(0.390 ns) + CELL(0.202 ns) = 8.902 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.010 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X25_Y12_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.010 ns; Loc. = LCFF_X25_Y12_N25; Fanout = 4; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_final/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 21.66 % ) " "Info: Total cell delay = 1.952 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.058 ns ( 78.34 % ) " "Info: Total interconnect delay = 7.058 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.010 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.010 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.668ns 0.390ns 0.000ns } { 0.000ns 0.995ns 0.647ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.221 ns" { CLR START_STOP_NEW:inst26|inst24~head_lut START_STOP_NEW:inst26|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.221 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst26|inst24~head_lut {} START_STOP_NEW:inst26|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.670ns 0.382ns 0.406ns 0.354ns 0.463ns 0.391ns 1.414ns 0.898ns } { 0.000ns 1.004ns 0.580ns 0.624ns 0.206ns 0.970ns 0.616ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.010 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~22 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.010 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~22 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.668ns 0.390ns 0.000ns } { 0.000ns 0.995ns 0.647ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 22:08:07 2024 " "Info: Processing ended: Tue May 14 22:08:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
