// Seed: 1017649117
module module_0 (
    output uwire id_0,
    input tri1 module_0,
    output supply1 id_2
);
  wire id_4 = id_4;
  wire id_5 = id_5;
  wire id_6;
  wor  id_7;
  assign id_7 = 1 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wire id_7
);
  assign id_7 = !id_4;
  module_0(
      id_7, id_6, id_5
  );
  wire id_9;
endmodule
