-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    imgR_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    imgR_ce0 : OUT STD_LOGIC;
    imgR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    imgG_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    imgG_ce0 : OUT STD_LOGIC;
    imgG_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    imgB_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    imgB_ce0 : OUT STD_LOGIC;
    imgB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_map_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    label_map_ce0 : OUT STD_LOGIC;
    label_map_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : OUT STD_LOGIC;
    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    center_is_green_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    center_is_green_ce0 : OUT STD_LOGIC;
    center_is_green_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv17_12C00 : STD_LOGIC_VECTOR (16 downto 0) := "10010110000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_13F : STD_LOGIC_VECTOR (8 downto 0) := "100111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv17_156 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101010110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv19_2AB : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010101011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv14_6B : STD_LOGIC_VECTOR (13 downto 0) := "00000001101011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln268_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln268_fu_420_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_reg_761_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln268_1_fu_428_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln268_1_reg_768_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pix_last_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pix_last_reg_776_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln274_3_fu_582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln274_3_reg_796 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_643_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_868 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln277_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln277_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln277_2_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln278_fu_661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_148 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln269_fu_474_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal y_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten6_fu_156 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln268_1_fu_396_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln269_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln268_fu_408_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp671_mid1_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp67147_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_456_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln268_2_fu_448_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_495_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln268_fu_503_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln268_fu_503_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln268_fu_503_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_509_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln269_fu_526_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln269_fu_526_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln269_fu_526_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_s_fu_545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_556_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln274_fu_552_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln274_1_fu_563_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln274_fu_567_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln274_2_fu_573_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln274_1_fu_576_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_727_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_495_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_456_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln269_fu_603_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_607_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_619_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_631_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_643_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal R_1_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln278_fu_676_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln278_1_fu_684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_1_fu_708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_2_fu_700_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_2_fu_692_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_727_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_727_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_727_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_456_ce : STD_LOGIC;
    signal grp_fu_495_ce : STD_LOGIC;
    signal grp_fu_727_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_727_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_727_p20 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln268_fu_503_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln269_fu_526_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component hls_object_green_classification_urem_9ns_3ns_2_13_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_urem_8ns_3ns_2_12_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component hls_object_green_classification_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component hls_object_green_classification_mux_3_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hls_object_green_classification_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_9ns_3ns_2_13_1_U96 : component hls_object_green_classification_urem_9ns_3ns_2_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln268_fu_420_p3,
        din1 => grp_fu_456_p1,
        ce => grp_fu_456_ce,
        dout => grp_fu_456_p2);

    urem_8ns_3ns_2_12_1_U97 : component hls_object_green_classification_urem_8ns_3ns_2_12_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln268_1_reg_768,
        din1 => grp_fu_495_p1,
        ce => grp_fu_495_ce,
        dout => grp_fu_495_p2);

    mul_8ns_10ns_17_1_1_U98 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln268_fu_503_p0,
        din1 => mul_ln268_fu_503_p1,
        dout => mul_ln268_fu_503_p2);

    mul_9ns_11ns_19_1_1_U99 : component hls_object_green_classification_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln269_fu_526_p0,
        din1 => mul_ln269_fu_526_p1,
        dout => mul_ln269_fu_526_p2);

    mux_3_2_1_1_1_U100 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        din3 => trunc_ln269_fu_603_p1,
        dout => tmp_3_fu_607_p5);

    mux_3_2_1_1_1_U101 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        din3 => trunc_ln269_fu_603_p1,
        dout => tmp_4_fu_619_p5);

    mux_3_2_1_1_1_U102 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        din3 => trunc_ln269_fu_603_p1,
        dout => tmp_5_fu_631_p5);

    mux_3_2_1_1_1_U103 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_3_fu_607_p5,
        din1 => tmp_4_fu_619_p5,
        din2 => tmp_5_fu_631_p5,
        din3 => tmp_6_fu_643_p4,
        dout => tmp_6_fu_643_p5);

    mac_muladd_7ns_7ns_8ns_14_4_1_U104 : component hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_727_p0,
        din1 => grp_fu_727_p1,
        din2 => grp_fu_727_p2,
        ce => grp_fu_727_ce,
        dout => grp_fu_727_p3);

    flow_control_loop_pipe_sequential_init_U : component hls_object_green_classification_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_156 <= ap_const_lv17_0;
                elsif (((icmp_ln268_fu_390_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_156 <= add_ln268_1_fu_396_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_148 <= ap_const_lv9_0;
                elsif (((icmp_ln268_fu_390_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    x_fu_148 <= add_ln269_fu_474_p2;
                end if;
            end if; 
        end if;
    end process;

    y_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_152 <= ap_const_lv8_0;
                elsif (((icmp_ln268_fu_390_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    y_fu_152 <= select_ln268_1_fu_428_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln277_reg_873 <= icmp_ln277_fu_655_p2;
                out_pix_last_reg_776_pp0_iter10_reg <= out_pix_last_reg_776_pp0_iter9_reg;
                out_pix_last_reg_776_pp0_iter11_reg <= out_pix_last_reg_776_pp0_iter10_reg;
                out_pix_last_reg_776_pp0_iter12_reg <= out_pix_last_reg_776_pp0_iter11_reg;
                out_pix_last_reg_776_pp0_iter13_reg <= out_pix_last_reg_776_pp0_iter12_reg;
                out_pix_last_reg_776_pp0_iter2_reg <= out_pix_last_reg_776;
                out_pix_last_reg_776_pp0_iter3_reg <= out_pix_last_reg_776_pp0_iter2_reg;
                out_pix_last_reg_776_pp0_iter4_reg <= out_pix_last_reg_776_pp0_iter3_reg;
                out_pix_last_reg_776_pp0_iter5_reg <= out_pix_last_reg_776_pp0_iter4_reg;
                out_pix_last_reg_776_pp0_iter6_reg <= out_pix_last_reg_776_pp0_iter5_reg;
                out_pix_last_reg_776_pp0_iter7_reg <= out_pix_last_reg_776_pp0_iter6_reg;
                out_pix_last_reg_776_pp0_iter8_reg <= out_pix_last_reg_776_pp0_iter7_reg;
                out_pix_last_reg_776_pp0_iter9_reg <= out_pix_last_reg_776_pp0_iter8_reg;
                select_ln268_1_reg_768_pp0_iter10_reg <= select_ln268_1_reg_768_pp0_iter9_reg;
                select_ln268_1_reg_768_pp0_iter11_reg <= select_ln268_1_reg_768_pp0_iter10_reg;
                select_ln268_1_reg_768_pp0_iter2_reg <= select_ln268_1_reg_768;
                select_ln268_1_reg_768_pp0_iter3_reg <= select_ln268_1_reg_768_pp0_iter2_reg;
                select_ln268_1_reg_768_pp0_iter4_reg <= select_ln268_1_reg_768_pp0_iter3_reg;
                select_ln268_1_reg_768_pp0_iter5_reg <= select_ln268_1_reg_768_pp0_iter4_reg;
                select_ln268_1_reg_768_pp0_iter6_reg <= select_ln268_1_reg_768_pp0_iter5_reg;
                select_ln268_1_reg_768_pp0_iter7_reg <= select_ln268_1_reg_768_pp0_iter6_reg;
                select_ln268_1_reg_768_pp0_iter8_reg <= select_ln268_1_reg_768_pp0_iter7_reg;
                select_ln268_1_reg_768_pp0_iter9_reg <= select_ln268_1_reg_768_pp0_iter8_reg;
                select_ln268_reg_761_pp0_iter10_reg <= select_ln268_reg_761_pp0_iter9_reg;
                select_ln268_reg_761_pp0_iter11_reg <= select_ln268_reg_761_pp0_iter10_reg;
                select_ln268_reg_761_pp0_iter2_reg <= select_ln268_reg_761;
                select_ln268_reg_761_pp0_iter3_reg <= select_ln268_reg_761_pp0_iter2_reg;
                select_ln268_reg_761_pp0_iter4_reg <= select_ln268_reg_761_pp0_iter3_reg;
                select_ln268_reg_761_pp0_iter5_reg <= select_ln268_reg_761_pp0_iter4_reg;
                select_ln268_reg_761_pp0_iter6_reg <= select_ln268_reg_761_pp0_iter5_reg;
                select_ln268_reg_761_pp0_iter7_reg <= select_ln268_reg_761_pp0_iter6_reg;
                select_ln268_reg_761_pp0_iter8_reg <= select_ln268_reg_761_pp0_iter7_reg;
                select_ln268_reg_761_pp0_iter9_reg <= select_ln268_reg_761_pp0_iter8_reg;
                tmp_1_reg_786 <= mul_ln269_fu_526_p2(18 downto 11);
                tmp_6_reg_868 <= tmp_6_fu_643_p5;
                    zext_ln274_3_reg_796(16 downto 0) <= zext_ln274_3_fu_582_p1(16 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln268_fu_390_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                out_pix_last_reg_776 <= out_pix_last_fu_468_p2;
                select_ln268_1_reg_768 <= select_ln268_1_fu_428_p3;
                select_ln268_reg_761 <= select_ln268_fu_420_p3;
            end if;
        end if;
    end process;
    zext_ln274_3_reg_796(63 downto 17) <= "00000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    B_1_fu_708_p3 <= 
        ap_const_lv8_0 when (and_ln277_fu_666_p2(0) = '1') else 
        imgB_q0;
    G_2_fu_700_p3 <= 
        select_ln278_1_fu_684_p3 when (and_ln277_fu_666_p2(0) = '1') else 
        imgG_q0;
    R_1_fu_670_p2 <= (center_is_green_q0 xor ap_const_lv1_1);
    R_2_fu_692_p3 <= 
        select_ln278_fu_676_p3 when (and_ln277_fu_666_p2(0) = '1') else 
        imgR_q0;
    add_ln268_1_fu_396_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_156) + unsigned(ap_const_lv17_1));
    add_ln268_fu_408_p2 <= std_logic_vector(unsigned(y_fu_152) + unsigned(ap_const_lv8_1));
    add_ln269_fu_474_p2 <= std_logic_vector(unsigned(select_ln268_fu_420_p3) + unsigned(ap_const_lv9_1));
    add_ln274_1_fu_576_p2 <= std_logic_vector(unsigned(add_ln274_fu_567_p2) + unsigned(zext_ln274_2_fu_573_p1));
    add_ln274_fu_567_p2 <= std_logic_vector(unsigned(zext_ln274_fu_552_p1) + unsigned(zext_ln274_1_fu_563_p1));
    and_ln277_fu_666_p2 <= (tmp_6_reg_868 and icmp_ln277_reg_873);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter14, out_stream_TREADY)
    begin
                ap_block_pp0_stage0_01001 <= ((out_stream_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter14, out_stream_TREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((out_stream_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter14, out_stream_TREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((out_stream_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage0_iter14_assign_proc : process(out_stream_TREADY)
    begin
                ap_block_state15_pp0_stage0_iter14 <= (out_stream_TREADY = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln268_fu_390_p2)
    begin
        if (((icmp_ln268_fu_390_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    center_is_green_address0 <= zext_ln278_fu_661_p1(9 - 1 downto 0);

    center_is_green_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            center_is_green_ce0 <= ap_const_logic_1;
        else 
            center_is_green_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp67147_fu_442_p2 <= "1" when (y_fu_152 = ap_const_lv8_EF) else "0";
    cmp671_mid1_fu_436_p2 <= "1" when (add_ln268_fu_408_p2 = ap_const_lv8_EF) else "0";

    grp_fu_456_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_456_ce <= ap_const_logic_1;
        else 
            grp_fu_456_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_456_p1 <= ap_const_lv9_3(3 - 1 downto 0);

    grp_fu_495_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_495_ce <= ap_const_logic_1;
        else 
            grp_fu_495_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_495_p1 <= ap_const_lv8_3(3 - 1 downto 0);

    grp_fu_727_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_727_ce <= ap_const_logic_1;
        else 
            grp_fu_727_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_727_p0 <= grp_fu_727_p00(7 - 1 downto 0);
    grp_fu_727_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_509_p4),14));
    grp_fu_727_p1 <= ap_const_lv14_6B(7 - 1 downto 0);
    grp_fu_727_p2 <= grp_fu_727_p20(8 - 1 downto 0);
    grp_fu_727_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_786),14));
    icmp_ln268_fu_390_p2 <= "1" when (indvar_flatten6_fu_156 = ap_const_lv17_12C00) else "0";
    icmp_ln269_fu_414_p2 <= "1" when (x_fu_148 = ap_const_lv9_140) else "0";
    icmp_ln277_fu_655_p2 <= "0" when (label_map_q0 = ap_const_lv16_0) else "1";
    icmp_ln287_fu_462_p2 <= "1" when (select_ln268_fu_420_p3 = ap_const_lv9_13F) else "0";
    imgB_address0 <= zext_ln274_3_reg_796(17 - 1 downto 0);

    imgB_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            imgB_ce0 <= ap_const_logic_1;
        else 
            imgB_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    imgG_address0 <= zext_ln274_3_reg_796(17 - 1 downto 0);

    imgG_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            imgG_ce0 <= ap_const_logic_1;
        else 
            imgG_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    imgR_address0 <= zext_ln274_3_reg_796(17 - 1 downto 0);

    imgR_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            imgR_ce0 <= ap_const_logic_1;
        else 
            imgR_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    label_map_address0 <= zext_ln274_3_fu_582_p1(17 - 1 downto 0);

    label_map_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            label_map_ce0 <= ap_const_logic_1;
        else 
            label_map_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln268_fu_503_p0 <= mul_ln268_fu_503_p00(8 - 1 downto 0);
    mul_ln268_fu_503_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln268_1_reg_768_pp0_iter8_reg),17));
    mul_ln268_fu_503_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln269_fu_526_p0 <= mul_ln269_fu_526_p00(9 - 1 downto 0);
    mul_ln269_fu_526_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln268_reg_761_pp0_iter9_reg),19));
    mul_ln269_fu_526_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    out_pix_last_fu_468_p2 <= (select_ln268_2_fu_448_p3 and icmp_ln287_fu_462_p2);
    out_stream_TDATA <= ((B_1_fu_708_p3 & G_2_fu_700_p3) & R_2_fu_692_p3);

    out_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter14, out_stream_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDEST <= ap_const_lv1_0;
    out_stream_TID <= ap_const_lv1_0;
    out_stream_TKEEP <= ap_const_lv3_7;
    out_stream_TLAST <= out_pix_last_reg_776_pp0_iter13_reg;
    out_stream_TSTRB <= ap_const_lv3_7;
    out_stream_TUSER <= ap_const_lv1_0;

    out_stream_TVALID_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= zext_ln277_2_fu_587_p1(14 - 1 downto 0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= ap_const_logic_1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln268_1_fu_428_p3 <= 
        add_ln268_fu_408_p2 when (icmp_ln269_fu_414_p2(0) = '1') else 
        y_fu_152;
    select_ln268_2_fu_448_p3 <= 
        cmp671_mid1_fu_436_p2 when (icmp_ln269_fu_414_p2(0) = '1') else 
        cmp67147_fu_442_p2;
    select_ln268_fu_420_p3 <= 
        ap_const_lv9_0 when (icmp_ln269_fu_414_p2(0) = '1') else 
        x_fu_148;
    select_ln278_1_fu_684_p3 <= 
        ap_const_lv8_FF when (center_is_green_q0(0) = '1') else 
        ap_const_lv8_0;
    select_ln278_fu_676_p3 <= 
        ap_const_lv8_FF when (R_1_fu_670_p2(0) = '1') else 
        ap_const_lv8_0;
    tmp_2_fu_556_p3 <= (select_ln268_1_reg_768_pp0_iter11_reg & ap_const_lv6_0);
    tmp_6_fu_643_p4 <= grp_fu_495_p2(2 - 1 downto 0);
    tmp_fu_509_p4 <= mul_ln268_fu_503_p2(16 downto 10);
    tmp_s_fu_545_p3 <= (select_ln268_1_reg_768_pp0_iter11_reg & ap_const_lv8_0);
    trunc_ln269_fu_603_p1 <= grp_fu_456_p2(2 - 1 downto 0);
    zext_ln274_1_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_556_p3),17));
    zext_ln274_2_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln268_reg_761_pp0_iter11_reg),17));
    zext_ln274_3_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln274_1_fu_576_p2),64));
    zext_ln274_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_545_p3),17));
    zext_ln277_2_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_727_p3),64));
    zext_ln278_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(label_map_q0),64));
end behav;
