

================================================================
== Vitis HLS Report for 'load_weights_first_layer'
================================================================
* Date:           Wed Nov  3 22:45:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1327|     1327|  5.308 us|  5.308 us|  1327|  1327|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200  |load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2  |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239  |load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4  |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278  |load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6  |      579|      579|  2.316 us|  2.316 us|  579|  579|       no|
        |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303  |load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8  |      579|      579|  2.316 us|  2.316 us|  579|  579|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     208|    554|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    552|    -|
|Register         |        -|    -|     288|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     496|   1106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200  |load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2  |        0|   0|  49|  134|    0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239  |load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4  |        0|   0|  49|  134|    0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278  |load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6  |        0|   0|  55|  143|    0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303  |load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8  |        0|   0|  55|  143|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                           |                                                                     |        0|   0| 208|  554|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  166|         37|    1|         37|
    |m_axi_mem_ARADDR    |   49|          9|   64|        576|
    |m_axi_mem_ARBURST   |   26|          5|    2|         10|
    |m_axi_mem_ARCACHE   |   26|          5|    4|         20|
    |m_axi_mem_ARID      |   26|          5|    1|          5|
    |m_axi_mem_ARLEN     |   37|          7|   32|        224|
    |m_axi_mem_ARLOCK    |   26|          5|    2|         10|
    |m_axi_mem_ARPROT    |   26|          5|    3|         15|
    |m_axi_mem_ARQOS     |   26|          5|    4|         20|
    |m_axi_mem_ARREGION  |   26|          5|    4|         20|
    |m_axi_mem_ARSIZE    |   26|          5|    3|         15|
    |m_axi_mem_ARUSER    |   26|          5|    1|          5|
    |m_axi_mem_ARVALID   |   31|          6|    1|          6|
    |m_axi_mem_RREADY    |   26|          5|    1|          5|
    |mem_blk_n_AR        |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  552|        111|  124|        970|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  36|   0|   36|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_432                                                                            |  62|   0|   62|          0|
    |trunc_ln2_reg_442                                                                            |  62|   0|   62|          0|
    |trunc_ln9_reg_422                                                                            |  62|   0|   62|          0|
    |trunc_ln_reg_412                                                                             |  62|   0|   62|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 288|   0|  288|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          load_weights_first_layer|  return value|
|m_axi_mem_AWVALID                 |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_AWREADY                 |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_AWADDR                  |  out|   64|       m_axi|                               mem|       pointer|
|m_axi_mem_AWID                    |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_AWLEN                   |  out|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_AWSIZE                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_AWBURST                 |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_AWLOCK                  |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_AWCACHE                 |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_AWPROT                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_AWQOS                   |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_AWREGION                |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_AWUSER                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WVALID                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WREADY                  |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WDATA                   |  out|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_WSTRB                   |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_WLAST                   |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WID                     |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_WUSER                   |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARVALID                 |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARREADY                 |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARADDR                  |  out|   64|       m_axi|                               mem|       pointer|
|m_axi_mem_ARID                    |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_ARLEN                   |  out|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_ARSIZE                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_ARBURST                 |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_ARLOCK                  |  out|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_ARCACHE                 |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_ARPROT                  |  out|    3|       m_axi|                               mem|       pointer|
|m_axi_mem_ARQOS                   |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_ARREGION                |  out|    4|       m_axi|                               mem|       pointer|
|m_axi_mem_ARUSER                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RVALID                  |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RREADY                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RDATA                   |   in|   32|       m_axi|                               mem|       pointer|
|m_axi_mem_RLAST                   |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RID                     |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RUSER                   |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_RRESP                   |   in|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_BVALID                  |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_BREADY                  |  out|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_BRESP                   |   in|    2|       m_axi|                               mem|       pointer|
|m_axi_mem_BID                     |   in|    1|       m_axi|                               mem|       pointer|
|m_axi_mem_BUSER                   |   in|    1|       m_axi|                               mem|       pointer|
|gat_net_scoring_fn_target_fixed   |   in|   64|     ap_none|   gat_net_scoring_fn_target_fixed|        scalar|
|gat_net_scoring_fn_source_fixed   |   in|   64|     ap_none|   gat_net_scoring_fn_source_fixed|        scalar|
|gat_net_linear_proj_weight_fixed  |   in|   64|     ap_none|  gat_net_linear_proj_weight_fixed|        scalar|
|gat_net_skip_proj_weight_fixed    |   in|   64|     ap_none|    gat_net_skip_proj_weight_fixed|        scalar|
|scoring_fn_target_V_0_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_0|         array|
|scoring_fn_target_V_1_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_1|         array|
|scoring_fn_target_V_2_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_2|         array|
|scoring_fn_target_V_3_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_3|         array|
|scoring_fn_target_V_4_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_4|         array|
|scoring_fn_target_V_5_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_5|         array|
|scoring_fn_target_V_6_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_6|         array|
|scoring_fn_target_V_7_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_7|         array|
|scoring_fn_target_V_8_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_8|         array|
|scoring_fn_target_V_9_address0    |  out|    5|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_ce0         |  out|    1|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_we0         |  out|    1|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_d0          |  out|   28|   ap_memory|             scoring_fn_target_V_9|         array|
|scoring_fn_target_V_10_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_10|         array|
|scoring_fn_target_V_11_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_11|         array|
|scoring_fn_target_V_12_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_12|         array|
|scoring_fn_target_V_13_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_13|         array|
|scoring_fn_target_V_14_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_14|         array|
|scoring_fn_target_V_15_address0   |  out|    5|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_ce0        |  out|    1|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_we0        |  out|    1|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_d0         |  out|   28|   ap_memory|            scoring_fn_target_V_15|         array|
|scoring_fn_source_V_0_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_0|         array|
|scoring_fn_source_V_1_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_1|         array|
|scoring_fn_source_V_2_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_2|         array|
|scoring_fn_source_V_3_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_3|         array|
|scoring_fn_source_V_4_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_4|         array|
|scoring_fn_source_V_5_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_5|         array|
|scoring_fn_source_V_6_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_6|         array|
|scoring_fn_source_V_7_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_7|         array|
|scoring_fn_source_V_8_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_8|         array|
|scoring_fn_source_V_9_address0    |  out|    5|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_ce0         |  out|    1|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_we0         |  out|    1|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_d0          |  out|   28|   ap_memory|             scoring_fn_source_V_9|         array|
|scoring_fn_source_V_10_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_10|         array|
|scoring_fn_source_V_11_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_11|         array|
|scoring_fn_source_V_12_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_12|         array|
|scoring_fn_source_V_13_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_13|         array|
|scoring_fn_source_V_14_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_14|         array|
|scoring_fn_source_V_15_address0   |  out|    5|   ap_memory|            scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_ce0        |  out|    1|   ap_memory|            scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_we0        |  out|    1|   ap_memory|            scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_d0         |  out|   28|   ap_memory|            scoring_fn_source_V_15|         array|
|linear_proj_weight_V_0_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_0|         array|
|linear_proj_weight_V_1_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_1|         array|
|linear_proj_weight_V_2_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_2|         array|
|linear_proj_weight_V_3_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_3|         array|
|linear_proj_weight_V_4_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_4|         array|
|linear_proj_weight_V_5_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_5|         array|
|linear_proj_weight_V_6_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_6|         array|
|linear_proj_weight_V_7_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_7|         array|
|linear_proj_weight_V_8_address0   |  out|    9|   ap_memory|            linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_ce0        |  out|    1|   ap_memory|            linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_we0        |  out|    1|   ap_memory|            linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_d0         |  out|   28|   ap_memory|            linear_proj_weight_V_8|         array|
|skip_proj_weight_V_0_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_0_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_0_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_0_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_0|         array|
|skip_proj_weight_V_1_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_1_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_1_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_1_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_1|         array|
|skip_proj_weight_V_2_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_2_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_2_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_2_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_2|         array|
|skip_proj_weight_V_3_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_3_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_3_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_3_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_3|         array|
|skip_proj_weight_V_4_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_4_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_4_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_4_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_4|         array|
|skip_proj_weight_V_5_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_5_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_5_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_5_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_5|         array|
|skip_proj_weight_V_6_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_6_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_6_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_6_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_6|         array|
|skip_proj_weight_V_7_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_7_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_7_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_7_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_7|         array|
|skip_proj_weight_V_8_address0     |  out|    9|   ap_memory|              skip_proj_weight_V_8|         array|
|skip_proj_weight_V_8_ce0          |  out|    1|   ap_memory|              skip_proj_weight_V_8|         array|
|skip_proj_weight_V_8_we0          |  out|    1|   ap_memory|              skip_proj_weight_V_8|         array|
|skip_proj_weight_V_8_d0           |  out|   28|   ap_memory|              skip_proj_weight_V_8|         array|
+----------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gat_net_scoring_fn_target_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_target_fixed" [GAT_compute.cc:274]   --->   Operation 37 'read' 'gat_net_scoring_fn_target_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_target_fixed_read, i32 2, i32 63" [GAT_compute.cc:274]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln274 = sext i62 %trunc_ln" [GAT_compute.cc:274]   --->   Operation 39 'sext' 'sext_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln274" [GAT_compute.cc:274]   --->   Operation 40 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 42 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 43 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 44 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 45 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 46 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 47 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln274 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15" [GAT_compute.cc:274]   --->   Operation 48 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln274 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15" [GAT_compute.cc:274]   --->   Operation 49 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%gat_net_scoring_fn_source_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_source_fixed" [GAT_compute.cc:274]   --->   Operation 50 'read' 'gat_net_scoring_fn_source_fixed_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_source_fixed_read, i32 2, i32 63" [GAT_compute.cc:280]   --->   Operation 51 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln280 = sext i62 %trunc_ln9" [GAT_compute.cc:280]   --->   Operation 52 'sext' 'sext_ln280' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln280" [GAT_compute.cc:280]   --->   Operation 53 'getelementptr' 'mem_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [7/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 54 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 55 [6/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 55 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 56 [5/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 56 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 57 [4/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 57 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 58 [3/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 58 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 59 [2/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 59 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 60 [1/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 60 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln280 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4, i32 %mem, i62 %trunc_ln9, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15" [GAT_compute.cc:280]   --->   Operation 61 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln280 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4, i32 %mem, i62 %trunc_ln9, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15" [GAT_compute.cc:280]   --->   Operation 62 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%gat_net_linear_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_linear_proj_weight_fixed" [GAT_compute.cc:274]   --->   Operation 63 'read' 'gat_net_linear_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_linear_proj_weight_fixed_read, i32 2, i32 63" [GAT_compute.cc:286]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i62 %trunc_ln1" [GAT_compute.cc:286]   --->   Operation 65 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln286" [GAT_compute.cc:286]   --->   Operation 66 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [7/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 67 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 68 [6/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 68 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 69 [5/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 69 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 70 [4/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 70 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 71 [3/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 71 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 72 [2/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 72 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 73 [1/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 73 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln286 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6, i32 %mem, i62 %trunc_ln1, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8" [GAT_compute.cc:286]   --->   Operation 74 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln286 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6, i32 %mem, i62 %trunc_ln1, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8" [GAT_compute.cc:286]   --->   Operation 75 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 76 [1/1] (0.00ns)   --->   "%gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed" [GAT_compute.cc:274]   --->   Operation 76 'read' 'gat_net_skip_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_skip_proj_weight_fixed_read, i32 2, i32 63" [GAT_compute.cc:292]   --->   Operation 77 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln292 = sext i62 %trunc_ln2" [GAT_compute.cc:292]   --->   Operation 78 'sext' 'sext_ln292' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 79 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln292" [GAT_compute.cc:292]   --->   Operation 79 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 80 [7/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 80 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 81 [6/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 81 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 82 [5/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 82 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 83 [4/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 83 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 84 [3/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 84 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 85 [2/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 85 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 86 [1/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 86 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln292 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8, i32 %mem, i62 %trunc_ln2, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8" [GAT_compute.cc:292]   --->   Operation 87 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln292 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8, i32 %mem, i62 %trunc_ln2, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8" [GAT_compute.cc:292]   --->   Operation 89 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln298 = ret" [GAT_compute.cc:298]   --->   Operation 90 'ret' 'ret_ln298' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gat_net_scoring_fn_target_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gat_net_scoring_fn_source_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gat_net_linear_proj_weight_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gat_net_skip_proj_weight_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scoring_fn_target_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_target_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scoring_fn_source_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ linear_proj_weight_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skip_proj_weight_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gat_net_scoring_fn_target_fixed_read  (read         ) [ 0000000000000000000000000000000000000]
trunc_ln                              (partselect   ) [ 0011111111000000000000000000000000000]
sext_ln274                            (sext         ) [ 0000000000000000000000000000000000000]
mem_addr                              (getelementptr) [ 0011111100000000000000000000000000000]
empty                                 (readreq      ) [ 0000000000000000000000000000000000000]
call_ln274                            (call         ) [ 0000000000000000000000000000000000000]
gat_net_scoring_fn_source_fixed_read  (read         ) [ 0000000000000000000000000000000000000]
trunc_ln9                             (partselect   ) [ 0000000000011111111000000000000000000]
sext_ln280                            (sext         ) [ 0000000000000000000000000000000000000]
mem_addr_4                            (getelementptr) [ 0000000000011111100000000000000000000]
empty_86                              (readreq      ) [ 0000000000000000000000000000000000000]
call_ln280                            (call         ) [ 0000000000000000000000000000000000000]
gat_net_linear_proj_weight_fixed_read (read         ) [ 0000000000000000000000000000000000000]
trunc_ln1                             (partselect   ) [ 0000000000000000000011111111000000000]
sext_ln286                            (sext         ) [ 0000000000000000000000000000000000000]
mem_addr_5                            (getelementptr) [ 0000000000000000000011111100000000000]
empty_87                              (readreq      ) [ 0000000000000000000000000000000000000]
call_ln286                            (call         ) [ 0000000000000000000000000000000000000]
gat_net_skip_proj_weight_fixed_read   (read         ) [ 0000000000000000000000000000000000000]
trunc_ln2                             (partselect   ) [ 0000000000000000000000000000011111111]
sext_ln292                            (sext         ) [ 0000000000000000000000000000000000000]
mem_addr_6                            (getelementptr) [ 0000000000000000000000000000011111100]
empty_88                              (readreq      ) [ 0000000000000000000000000000000000000]
specinterface_ln0                     (specinterface) [ 0000000000000000000000000000000000000]
call_ln292                            (call         ) [ 0000000000000000000000000000000000000]
ret_ln298                             (ret          ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gat_net_scoring_fn_target_fixed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gat_net_scoring_fn_target_fixed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gat_net_scoring_fn_source_fixed">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gat_net_scoring_fn_source_fixed"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gat_net_linear_proj_weight_fixed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gat_net_linear_proj_weight_fixed"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gat_net_skip_proj_weight_fixed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gat_net_skip_proj_weight_fixed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="scoring_fn_target_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="scoring_fn_target_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="scoring_fn_target_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scoring_fn_target_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="scoring_fn_target_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="scoring_fn_target_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="scoring_fn_target_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="scoring_fn_target_V_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="scoring_fn_target_V_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="scoring_fn_target_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="scoring_fn_target_V_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scoring_fn_target_V_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scoring_fn_target_V_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scoring_fn_target_V_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scoring_fn_target_V_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scoring_fn_target_V_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_target_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scoring_fn_source_V_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scoring_fn_source_V_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="scoring_fn_source_V_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="scoring_fn_source_V_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="scoring_fn_source_V_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="scoring_fn_source_V_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="scoring_fn_source_V_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="scoring_fn_source_V_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="scoring_fn_source_V_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="scoring_fn_source_V_9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="scoring_fn_source_V_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="scoring_fn_source_V_11">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="scoring_fn_source_V_12">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="scoring_fn_source_V_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="scoring_fn_source_V_14">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="scoring_fn_source_V_15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_fn_source_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="linear_proj_weight_V_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="linear_proj_weight_V_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="linear_proj_weight_V_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="linear_proj_weight_V_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="linear_proj_weight_V_4">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="linear_proj_weight_V_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="linear_proj_weight_V_6">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="linear_proj_weight_V_7">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="linear_proj_weight_V_8">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_proj_weight_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="skip_proj_weight_V_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="skip_proj_weight_V_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="skip_proj_weight_V_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="skip_proj_weight_V_3">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="skip_proj_weight_V_4">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="skip_proj_weight_V_5">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="skip_proj_weight_V_6">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="skip_proj_weight_V_7">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="skip_proj_weight_V_8">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_proj_weight_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="gat_net_scoring_fn_target_fixed_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gat_net_scoring_fn_target_fixed_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gat_net_scoring_fn_source_fixed_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gat_net_scoring_fn_source_fixed_read/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_readreq_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_86/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="gat_net_linear_proj_weight_fixed_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gat_net_linear_proj_weight_fixed_read/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_87/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gat_net_skip_proj_weight_fixed_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gat_net_skip_proj_weight_fixed_read/28 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_88/28 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="62" slack="7"/>
<pin id="204" dir="0" index="3" bw="28" slack="0"/>
<pin id="205" dir="0" index="4" bw="28" slack="0"/>
<pin id="206" dir="0" index="5" bw="28" slack="0"/>
<pin id="207" dir="0" index="6" bw="28" slack="0"/>
<pin id="208" dir="0" index="7" bw="28" slack="0"/>
<pin id="209" dir="0" index="8" bw="28" slack="0"/>
<pin id="210" dir="0" index="9" bw="28" slack="0"/>
<pin id="211" dir="0" index="10" bw="28" slack="0"/>
<pin id="212" dir="0" index="11" bw="28" slack="0"/>
<pin id="213" dir="0" index="12" bw="28" slack="0"/>
<pin id="214" dir="0" index="13" bw="28" slack="0"/>
<pin id="215" dir="0" index="14" bw="28" slack="0"/>
<pin id="216" dir="0" index="15" bw="28" slack="0"/>
<pin id="217" dir="0" index="16" bw="28" slack="0"/>
<pin id="218" dir="0" index="17" bw="28" slack="0"/>
<pin id="219" dir="0" index="18" bw="28" slack="0"/>
<pin id="220" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln274/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="62" slack="7"/>
<pin id="243" dir="0" index="3" bw="28" slack="0"/>
<pin id="244" dir="0" index="4" bw="28" slack="0"/>
<pin id="245" dir="0" index="5" bw="28" slack="0"/>
<pin id="246" dir="0" index="6" bw="28" slack="0"/>
<pin id="247" dir="0" index="7" bw="28" slack="0"/>
<pin id="248" dir="0" index="8" bw="28" slack="0"/>
<pin id="249" dir="0" index="9" bw="28" slack="0"/>
<pin id="250" dir="0" index="10" bw="28" slack="0"/>
<pin id="251" dir="0" index="11" bw="28" slack="0"/>
<pin id="252" dir="0" index="12" bw="28" slack="0"/>
<pin id="253" dir="0" index="13" bw="28" slack="0"/>
<pin id="254" dir="0" index="14" bw="28" slack="0"/>
<pin id="255" dir="0" index="15" bw="28" slack="0"/>
<pin id="256" dir="0" index="16" bw="28" slack="0"/>
<pin id="257" dir="0" index="17" bw="28" slack="0"/>
<pin id="258" dir="0" index="18" bw="28" slack="0"/>
<pin id="259" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln280/17 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="62" slack="7"/>
<pin id="282" dir="0" index="3" bw="28" slack="0"/>
<pin id="283" dir="0" index="4" bw="28" slack="0"/>
<pin id="284" dir="0" index="5" bw="28" slack="0"/>
<pin id="285" dir="0" index="6" bw="28" slack="0"/>
<pin id="286" dir="0" index="7" bw="28" slack="0"/>
<pin id="287" dir="0" index="8" bw="28" slack="0"/>
<pin id="288" dir="0" index="9" bw="28" slack="0"/>
<pin id="289" dir="0" index="10" bw="28" slack="0"/>
<pin id="290" dir="0" index="11" bw="28" slack="0"/>
<pin id="291" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/26 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="62" slack="7"/>
<pin id="307" dir="0" index="3" bw="28" slack="0"/>
<pin id="308" dir="0" index="4" bw="28" slack="0"/>
<pin id="309" dir="0" index="5" bw="28" slack="0"/>
<pin id="310" dir="0" index="6" bw="28" slack="0"/>
<pin id="311" dir="0" index="7" bw="28" slack="0"/>
<pin id="312" dir="0" index="8" bw="28" slack="0"/>
<pin id="313" dir="0" index="9" bw="28" slack="0"/>
<pin id="314" dir="0" index="10" bw="28" slack="0"/>
<pin id="315" dir="0" index="11" bw="28" slack="0"/>
<pin id="316" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/35 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln274_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="62" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln274/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mem_addr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln280_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="62" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln280/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="mem_addr_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_4/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="62" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/19 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln286_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="62" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln286/19 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mem_addr_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_5/19 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="62" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="7" slack="0"/>
<pin id="396" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/28 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln292_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="62" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln292/28 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mem_addr_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_6/28 "/>
</bind>
</comp>

<comp id="412" class="1005" name="trunc_ln_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="62" slack="7"/>
<pin id="414" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="417" class="1005" name="mem_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln9_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="62" slack="7"/>
<pin id="424" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="427" class="1005" name="mem_addr_4_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4 "/>
</bind>
</comp>

<comp id="432" class="1005" name="trunc_ln1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="62" slack="7"/>
<pin id="434" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="mem_addr_5_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5 "/>
</bind>
</comp>

<comp id="442" class="1005" name="trunc_ln2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="62" slack="7"/>
<pin id="444" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="mem_addr_6_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="152"><net_src comp="110" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="118" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="120" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="110" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="118" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="120" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="110" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="118" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="126" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="110" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="118" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="126" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="221"><net_src comp="122" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="200" pin=8"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="200" pin=9"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="200" pin=10"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="200" pin=11"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="200" pin=12"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="200" pin=13"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="200" pin=14"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="200" pin=15"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="200" pin=16"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="200" pin=17"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="200" pin=18"/></net>

<net id="260"><net_src comp="124" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="239" pin=5"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="239" pin=6"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="239" pin=7"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="239" pin=8"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="239" pin=9"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="239" pin=10"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="239" pin=11"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="239" pin=12"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="239" pin=13"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="239" pin=14"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="239" pin=15"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="239" pin=16"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="239" pin=17"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="239" pin=18"/></net>

<net id="292"><net_src comp="128" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="278" pin=6"/></net>

<net id="298"><net_src comp="82" pin="0"/><net_sink comp="278" pin=7"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="278" pin=8"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="278" pin=9"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="278" pin=10"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="278" pin=11"/></net>

<net id="317"><net_src comp="130" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="320"><net_src comp="94" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="321"><net_src comp="96" pin="0"/><net_sink comp="303" pin=5"/></net>

<net id="322"><net_src comp="98" pin="0"/><net_sink comp="303" pin=6"/></net>

<net id="323"><net_src comp="100" pin="0"/><net_sink comp="303" pin=7"/></net>

<net id="324"><net_src comp="102" pin="0"/><net_sink comp="303" pin=8"/></net>

<net id="325"><net_src comp="104" pin="0"/><net_sink comp="303" pin=9"/></net>

<net id="326"><net_src comp="106" pin="0"/><net_sink comp="303" pin=10"/></net>

<net id="327"><net_src comp="108" pin="0"/><net_sink comp="303" pin=11"/></net>

<net id="334"><net_src comp="112" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="148" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="114" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="116" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="342" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="355"><net_src comp="112" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="161" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="114" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="116" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="349" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="0" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="376"><net_src comp="112" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="174" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="114" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="116" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="0" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="397"><net_src comp="112" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="187" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="114" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="116" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="415"><net_src comp="328" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="420"><net_src comp="342" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="425"><net_src comp="349" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="430"><net_src comp="363" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="435"><net_src comp="370" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="440"><net_src comp="384" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="445"><net_src comp="391" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="450"><net_src comp="405" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="193" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: scoring_fn_target_V_0 | {8 9 }
	Port: scoring_fn_target_V_1 | {8 9 }
	Port: scoring_fn_target_V_2 | {8 9 }
	Port: scoring_fn_target_V_3 | {8 9 }
	Port: scoring_fn_target_V_4 | {8 9 }
	Port: scoring_fn_target_V_5 | {8 9 }
	Port: scoring_fn_target_V_6 | {8 9 }
	Port: scoring_fn_target_V_7 | {8 9 }
	Port: scoring_fn_target_V_8 | {8 9 }
	Port: scoring_fn_target_V_9 | {8 9 }
	Port: scoring_fn_target_V_10 | {8 9 }
	Port: scoring_fn_target_V_11 | {8 9 }
	Port: scoring_fn_target_V_12 | {8 9 }
	Port: scoring_fn_target_V_13 | {8 9 }
	Port: scoring_fn_target_V_14 | {8 9 }
	Port: scoring_fn_target_V_15 | {8 9 }
	Port: scoring_fn_source_V_0 | {17 18 }
	Port: scoring_fn_source_V_1 | {17 18 }
	Port: scoring_fn_source_V_2 | {17 18 }
	Port: scoring_fn_source_V_3 | {17 18 }
	Port: scoring_fn_source_V_4 | {17 18 }
	Port: scoring_fn_source_V_5 | {17 18 }
	Port: scoring_fn_source_V_6 | {17 18 }
	Port: scoring_fn_source_V_7 | {17 18 }
	Port: scoring_fn_source_V_8 | {17 18 }
	Port: scoring_fn_source_V_9 | {17 18 }
	Port: scoring_fn_source_V_10 | {17 18 }
	Port: scoring_fn_source_V_11 | {17 18 }
	Port: scoring_fn_source_V_12 | {17 18 }
	Port: scoring_fn_source_V_13 | {17 18 }
	Port: scoring_fn_source_V_14 | {17 18 }
	Port: scoring_fn_source_V_15 | {17 18 }
	Port: linear_proj_weight_V_0 | {26 27 }
	Port: linear_proj_weight_V_1 | {26 27 }
	Port: linear_proj_weight_V_2 | {26 27 }
	Port: linear_proj_weight_V_3 | {26 27 }
	Port: linear_proj_weight_V_4 | {26 27 }
	Port: linear_proj_weight_V_5 | {26 27 }
	Port: linear_proj_weight_V_6 | {26 27 }
	Port: linear_proj_weight_V_7 | {26 27 }
	Port: linear_proj_weight_V_8 | {26 27 }
	Port: skip_proj_weight_V_0 | {35 36 }
	Port: skip_proj_weight_V_1 | {35 36 }
	Port: skip_proj_weight_V_2 | {35 36 }
	Port: skip_proj_weight_V_3 | {35 36 }
	Port: skip_proj_weight_V_4 | {35 36 }
	Port: skip_proj_weight_V_5 | {35 36 }
	Port: skip_proj_weight_V_6 | {35 36 }
	Port: skip_proj_weight_V_7 | {35 36 }
	Port: skip_proj_weight_V_8 | {35 36 }
 - Input state : 
	Port: load_weights_first_layer : mem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
	Port: load_weights_first_layer : gat_net_scoring_fn_target_fixed | {1 }
	Port: load_weights_first_layer : gat_net_scoring_fn_source_fixed | {10 }
	Port: load_weights_first_layer : gat_net_linear_proj_weight_fixed | {19 }
	Port: load_weights_first_layer : gat_net_skip_proj_weight_fixed | {28 }
	Port: load_weights_first_layer : scoring_fn_target_V_0 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_1 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_2 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_3 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_4 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_5 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_6 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_7 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_8 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_9 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_10 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_11 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_12 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_13 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_14 | {}
	Port: load_weights_first_layer : scoring_fn_target_V_15 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_0 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_1 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_2 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_3 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_4 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_5 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_6 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_7 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_8 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_9 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_10 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_11 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_12 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_13 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_14 | {}
	Port: load_weights_first_layer : scoring_fn_source_V_15 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_0 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_1 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_2 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_3 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_4 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_5 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_6 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_7 | {}
	Port: load_weights_first_layer : linear_proj_weight_V_8 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_0 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_1 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_2 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_3 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_4 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_5 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_6 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_7 | {}
	Port: load_weights_first_layer : skip_proj_weight_V_8 | {}
  - Chain level:
	State 1
		sext_ln274 : 1
		mem_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln280 : 1
		mem_addr_4 : 2
		empty_86 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		sext_ln286 : 1
		mem_addr_5 : 2
		empty_87 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		sext_ln292 : 1
		mem_addr_6 : 2
		empty_88 : 3
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|
| Operation|                                 Functional Unit                                |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|
|          | grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200 |   108   |    63   |
|   call   | grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239 |   108   |    63   |
|          | grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278 |   114   |    74   |
|          | grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303 |   114   |    74   |
|----------|--------------------------------------------------------------------------------|---------|---------|
|          |                gat_net_scoring_fn_target_fixed_read_read_fu_148                |    0    |    0    |
|   read   |                gat_net_scoring_fn_source_fixed_read_read_fu_161                |    0    |    0    |
|          |                gat_net_linear_proj_weight_fixed_read_read_fu_174               |    0    |    0    |
|          |                 gat_net_skip_proj_weight_fixed_read_read_fu_187                |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|
|          |                               grp_readreq_fu_154                               |    0    |    0    |
|  readreq |                               grp_readreq_fu_167                               |    0    |    0    |
|          |                               grp_readreq_fu_180                               |    0    |    0    |
|          |                               grp_readreq_fu_193                               |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|
|          |                                 trunc_ln_fu_328                                |    0    |    0    |
|partselect|                                trunc_ln9_fu_349                                |    0    |    0    |
|          |                                trunc_ln1_fu_370                                |    0    |    0    |
|          |                                trunc_ln2_fu_391                                |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|
|          |                                sext_ln274_fu_338                               |    0    |    0    |
|   sext   |                                sext_ln280_fu_359                               |    0    |    0    |
|          |                                sext_ln286_fu_380                               |    0    |    0    |
|          |                                sext_ln292_fu_401                               |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                |   444   |   274   |
|----------|--------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|mem_addr_4_reg_427|   32   |
|mem_addr_5_reg_437|   32   |
|mem_addr_6_reg_447|   32   |
| mem_addr_reg_417 |   32   |
| trunc_ln1_reg_432|   62   |
| trunc_ln2_reg_442|   62   |
| trunc_ln9_reg_422|   62   |
| trunc_ln_reg_412 |   62   |
+------------------+--------+
|       Total      |   376  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_154 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_167 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_180 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_193 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  1.956  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   444  |   274  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   376  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   820  |   310  |
+-----------+--------+--------+--------+
