<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SN74LS190.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LS74LS190.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LS74LS190.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LS74LS190.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LS74LS190.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LS74LS190.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LS74LS190.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LS74LS190.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LS74LS190.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LS74LS190.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LS74LS190.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LS74LS190.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LS74LS190.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LS74LS190.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LS74LS190.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LS74LS190.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LS74LS190.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LS74LS190.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LS74LS190.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LS74LS190.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LS74LS190.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LS74LS190_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LS74LS190_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LS74LS190_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LS74LS190_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LS74LS190_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LS74LS190_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LS74LS190_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LS74LS190_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LS74LS190_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LS74LS190_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LS74LS190_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LS74LS190_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LS74LS190_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LS74LS190_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LS74LS190_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LS74LS190_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ls74ls190.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ls74ls190.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ls74ls190.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2019493912645702968" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6078176883214784434" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3408767589668925382" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867032" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8680829874088046724" xil_pn:start_ts="1381867032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867831" xil_pn:in_ck="1914150192434878419" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6535580100421605647" xil_pn:start_ts="1381867823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LS74LS190.lso"/>
      <outfile xil_pn:name="LS74LS190.ngc"/>
      <outfile xil_pn:name="LS74LS190.ngr"/>
      <outfile xil_pn:name="LS74LS190.prj"/>
      <outfile xil_pn:name="LS74LS190.stx"/>
      <outfile xil_pn:name="LS74LS190.syr"/>
      <outfile xil_pn:name="LS74LS190.xst"/>
      <outfile xil_pn:name="LS74LS190_vhdl.prj"/>
      <outfile xil_pn:name="LS74LS190_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1381867579" xil_pn:in_ck="-5460452541632306369" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7362509287238202053" xil_pn:start_ts="1381867579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381867864" xil_pn:in_ck="7598494828234556296" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9198238024142991615" xil_pn:start_ts="1381867859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LS74LS190.bld"/>
      <outfile xil_pn:name="LS74LS190.ngd"/>
      <outfile xil_pn:name="LS74LS190_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1381867868" xil_pn:in_ck="7298616600554405161" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1381867864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LS74LS190.pcf"/>
      <outfile xil_pn:name="LS74LS190_map.map"/>
      <outfile xil_pn:name="LS74LS190_map.mrp"/>
      <outfile xil_pn:name="LS74LS190_map.ncd"/>
      <outfile xil_pn:name="LS74LS190_map.ngm"/>
      <outfile xil_pn:name="LS74LS190_map.xrpt"/>
      <outfile xil_pn:name="LS74LS190_summary.xml"/>
      <outfile xil_pn:name="LS74LS190_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1381867879" xil_pn:in_ck="-2290324902847041054" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1381867868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LS74LS190.ncd"/>
      <outfile xil_pn:name="LS74LS190.pad"/>
      <outfile xil_pn:name="LS74LS190.par"/>
      <outfile xil_pn:name="LS74LS190.ptwx"/>
      <outfile xil_pn:name="LS74LS190.unroutes"/>
      <outfile xil_pn:name="LS74LS190.xpi"/>
      <outfile xil_pn:name="LS74LS190_pad.csv"/>
      <outfile xil_pn:name="LS74LS190_pad.txt"/>
      <outfile xil_pn:name="LS74LS190_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1381867891" xil_pn:in_ck="1914150192434869542" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1381867879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LS74LS190.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ls74ls190.bgn"/>
      <outfile xil_pn:name="ls74ls190.bit"/>
      <outfile xil_pn:name="ls74ls190.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1381867879" xil_pn:in_ck="-8457689566794299867" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1381867875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LS74LS190.twr"/>
      <outfile xil_pn:name="LS74LS190.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
