ADDRLEN,15,,,,,
DATALEN,16,,,,,
ADDRESSING,word,,,,,
#,enum name,base addr,words,Verilog module,comment (written to headers),comment (not written to headers)
ICD,HSDCTRL,h0000,41,board_hsd_ctrl,HSD Controller,
ICD,OBC_SSD_READ,h0080,24,bb_mmi_dbuf_read,SSD to OBC bulk transfer,words = 2**4 + 8
ICD,OBC_SSD_WRITE,h00A0,24,bb_mmi_dbuf_write,OBC to SSD bulk transfer,words = 2**4 + 8
ICD,TDI_RXDBUF,h00C0,10,mmi_axis_dbuf_read,NIC RX DBUF,
ICD,TDI_TXDBUF,h00D0,10,mmi_axis_dbuf_write,NIC TX DBUF,
ICD,IRQCTRL,h00E0,14,irq_mmi_ctrl,IRQ Controller,"words = 7*ceil(N/16), N = number of interrupts"
,SEMCTRL,h0100,8,sem_mmi,SEM Controller,
,LM71CTRL0,h0110,4,temp_lm71_ctrl,Temp Controller Sensor lm71,
,LM71CTRL1,h0114,4,temp_lm71_ctrl,Temp Controller Sensor lm71,
,LMKCLK,h0118,6,"mmi_to_mmi,clk_lmk04828x_ctrl",LMK CTRL,Across an MMItoMMI bridge. Using 8192 words for the clock registers the 25 as MMI.
,FE_ADC,h0120,8,adc_ads1118_ctrl,FE ADC,
,ZYNQ_FW_EVENTS,h01C0,9,mmi_fifobuffer,Zynq Firewall event FIFO,
,MMI_FW_EVENTS,h01D0,9,mmi_fifobuffer,MMI Firewall event FIFO,
,MMI_FW,h01E8,6,"mmi_firewalled_arbiter,mmi_roregfile",MMI Firewall status bits,
,PS_MASTER,h01F0,10,"mmi_to_mmi,mmi_to_wide_axi4",Zynq axi_lpd_s bus,
ICD,GLOBAL_ALARM,h0200,68,mon_alarm_v2,Alarm Monitor,words = 4 + 16*(max num alerts)
,CPMCTRL0,h2000,180,cpm_ina23xctrl,Current Monitors,words = MMI_WORDSPERMON*NUM_MONITORS + MMI_CTRLWORDS
,CPMCTRL1,h2100,180,cpm_ina23xctrl,Current Monitors,words = MMI_WORDSPERMON*NUM_MONITORS + MMI_CTRLWORDS
,RXADC,h0300,13,adc_kad5512_ctrl,RX ADC,words = NUMSPISTEPS + 1
,RXAMP,h0320,18,amp_lmh6401_ctrl,RX AMP,words = (NAMPS*NUMSPIREG) + 6
,RXADCDATA,h0340,18,adc_kad5512_data_mmi,RX ADC DATA,words = ADC_DESFACTOR + ADC_NBITS + 2 = rxsdr.ADCDESFACTOR + rxsdr.ADCNBITS + 2
,RXDATA,h0360,25,rxsdr_data,RX DATA,
,RXDSP,h0380,31,rxsdr_dsp_mmi,RX DSP,
,UPI_RXDEMOD,h03A0,6,mmi_to_upi,RX Demodulator - UPI,
,RXFIFO,h03B0,9,mmi_fifobuffer,RX ADC FIFO,
,TXDATA,h03C0,13,txsdr_data,TX data,
,TXDSP,h03D0,11,txsdr_dsp_mmi,TX DSP,
,UPI_TXMOD,h03E0,6,txsdr_dvbs2,TX Modulator - UPI,
,TXSDR_TXBUF,h0400,7,axis_mmibuffer,TXSDR input buffer (for testing),
,RX_PWR_PREFILT,h0420,15,pwr_detector,Rx power monitor (before filter),
,RX_PWR_POSTFILT,h0430,15,pwr_detector,Rx power monitor (after filter),
,UPI_POLL,h0440,6,mmi_upi_poll,UPI polling,Leave 32 words for expansion
,RX_BBFILT,h0460,22,rxsddr_bb_filter,Filter baseband packets based on BB header,
,TXDAC,h0500,148,dac_dac3xj8x_ctrl,DAC,words = NUMDACREGS + 20
,TXDAC_JESD,h0600,7,"mmi_to_mmi_v2,mmi_to_axi4lite",DAC JESD control registers,
,FE_SYNTHRX,h0800,78,synth_lmx_2592_ctrl,FE synthesizer rx,words = NSYNTHREGS + 13
,FE_SYNTHTX,h0880,78,synth_lmx_2592_ctrl,FE synthesizer tx,
,PCH_TEMP_LIMIT,h0B00,2,mon_limits_mmi,PCH LM71 temperature limits,
,HDR_TEMP_LIMIT,h0B02,2,mon_limits_mmi,ADS1118 temperarate limits (ADC and PA),
,KAS_TEMP_LIMIT,h0B04,4,mon_limits_mmi,ADS1015 temperarate limits (PA and board),
,SCRATCH,h0B80,16,mmi_regfile,Scratch registers for general software use,
,IRQ_TEST,h0AF0,1,irq_simple_test,IRQ software test generator,"Will be replaced with a larger ""Phase II"" module"
,HDR_CPM,h2300,92,cpm_ina23xctrl,HDR current monitors,words = MMI_WORDSPERMON*NUM_MONITORS + MMI_CTRLWORDS
,BP_IO,h1100,6,ioexp_pcal6524_ctrl,Backplane IO Expander,
,RGMII,h1110,8,axis_rgmii,AXIS to RGMII bridge,
,MDIO_CTRL,h1118,4,mdio_mmi,MDIO for PL-side ethernet PHY,
,BP_IO_SEC,h1140,6,ioexp_pcal6524_ctrl,Second backplane IO expander,
MOVED,BP_CPM,h1000,180,cpm_ina23xctrl,Backplane Current Monitors,"words = MMI_WORDSPERMON*NUM_MONITORS + MMI_CTRLWORDS; 48 for TARS, 180 for Alderaan"
,NIC_SDR,h1440,53,nic_mmi,NIC SDR,
,P4_FWD,h1480,7,"mmi_to_mmi_v2,mmi_to_wide_axi4lite",P4 Forwarding control plane,
,MPLS_SIMPLETOGA,h1490,13,mpls_simpletoga,MPLS Simpletoga,
,MPLS_ROUTER,h14a0,32,mpls_router,MPLS Router,
MOVED,NICHDR_CTRL,h1800,210,nic_hdr_ctrl,NICHDR_CTRL,word length: see mmi_addrs-NICHDR_CTRL.ods
,RFOE_CTRL,h1900,37,rfoe_ctrl,RFoE controller,
,SATA_CTRL,h3E00,32,sata,SATA SSD interface,"max(sata_mmi_lowlevel.MMI_NWORDS, block_mmi.MMI_NWORDS, block_byte_mmi.MMI_NWORDS)"
,SATA_DRP,h3E20,6,sata_drp_mmi,DRP to MMI for SATA xcvr,
,SATA_PERF,h3E40,6,mmi_roregfile,SATA performance counters,"64-bit wide data channels (1: busy, 31: count, 32: time)"
,SATA_TRAFFIC_GEN,h3E60,23,bb_traffic_gen_mmi,SATA test traffic generator,
,IDEV_COPY,h3E80,24,bb_copier_mmi,Copy data between any two BlockByte devices,
,PS_SSD_CTRL,h3EA0,3,sata_ps_ssd_pwr_ctrl_mmi,PS-side SSD power control,
,SYSMON,h1600,128,zynq_sysmon,Zynq Ultrascale Sysmon DRP Registers,
,ZYNQ_SOFT_QSPI,h1680,23,block_zynq_soft_block_ctrl,CPU-based QSPI block interface,
,PSIRQCTRL,h16A0,14,irq_mmi_ctrl,IRQ Controller for PS,"words = 7*ceil(N/16), N = number of interrupts"
,ZYNQ_IRQ_TEST,h16C0,1,irq_simple_test,IRQ software test generator,
,QSPI_BB,h1700,19,bb_mmi,QSPI block byte device,
,QSPI_TRAFFIC_GEN,h1720,23,bb_traffic_gen_mmi,QSPI test traffic generator,
,QSPI_PERF,h1740,6,mmi_perf,QSPI performance counters,"64-bit wide data channels (1: busy, 31: count, 32: time)"
,CPMCTRL0_VLIM,h2500,12,cpm_ina23x_vbus_limits_mmi,Voltage limit control for CPM,
,CPMCTRL1_VLIM,h2510,11,cpm_ina23x_vbus_limits_mmi,Voltage limit control for CPM,
,HDR_CPM_VLIM,h2530,7,cpm_ina23x_vbus_limits_mmi,Voltage limit control for CPM,
,BP_CPM_VLIM,h2540,15,cpm_ina23x_vbus_limits_mmi,Voltage limit control for CPM,"3 for TARS, 15 for Alderaan"
,CPMCTRL0_MAXVAL,h2580,32,cpm_ina23x_maxval_mmi,Maximum value recording for CPM,
,CPMCTRL1_MAXVAL,h25A0,32,cpm_ina23x_maxval_mmi,Maximum value recording for CPM,
,HDR_CPM_MAXVAL,h25E0,32,cpm_ina23x_maxval_mmi,Maximum value recording for CPM,
,BP_CPM_MAXVAL,h2600,32,cpm_ina23x_maxval_mmi,Maximum value recording for CPM,
,TXREPLAY,h26A0,14,txreplay,TX sample replay from SSD,
,TXNCO,h26C0,5,nco_signal_source,Generates IQ samples,NCO_SIGNAL_SOURCE
,I2C_CLK_DIV,h2870,3,mmi_woregfile,I2C clock divider control,
,DDR_CTRL,h2880,14,ddr4_ctrl,DDR CTRL,word length: see mmi_addrs-DDR_CTRL.ods
,DDR_BB_TRAFFIC,h28A0,23,bb_traffic_gen_mmi,DDR Block layer test traffic generator,
,DDR_BB_PERF,h28C0,6,mmi_perf,DDR BB performance counters,"64-bit wide data channels (1: busy, 31: count, 32: time)"
,ITRANS_SYS0,h4000,9,mmi_fifobuffer,current transients sys0,cpm_transients
,ITRANS_SYS1,h4010,9,mmi_fifobuffer,current transients sys1,cpm_transients
,ITRANS_BP,h4020,9,mmi_fifobuffer,current transients bp,cpm_transients
,ITRANS_HDR,h4030,9,mmi_fifobuffer,current transients hdr,cpm_transients
,ITRANS_KAS,h4040,9,mmi_fifobuffer,current transients kas,cpm_transients
,SATA1_CTRL,h4100,32,sata,SATA SSD interface,"max(sata_mmi_lowlevel.MMI_NWORDS, block_mmi.MMI_NWORDS, block_byte_mmi.MMI_NWORDS)"
,SATA2_CTRL,h4120,32,sata,SATA SSD interface,"max(sata_mmi_lowlevel.MMI_NWORDS, block_mmi.MMI_NWORDS, block_byte_mmi.MMI_NWORDS)"
,SATA3_CTRL,h4140,32,sata,SATA SSD interface,"max(sata_mmi_lowlevel.MMI_NWORDS, block_mmi.MMI_NWORDS, block_byte_mmi.MMI_NWORDS)"
,SATA_INIT_CTRL,h4160,7,sata_ctrl_mmi,Multiple SATA stack init control,
,SATA1_DRP,h4168,6,sata_drp_mmi,DRP to MMI for SATA xcvr,
,SATA2_DRP,h4170,6,sata_drp_mmi,DRP to MMI for SATA xcvr,
,SATA3_DRP,h4178,6,sata_drp_mmi,DRP to MMI for SATA xcvr,
,SATA1_PERF,h4180,6,mmi_perf,SATA performance counters,"64-bit wide data channels (1: busy, 31: count, 32: time)"
,SATA2_PERF,h4188,6,mmi_perf,SATA performance counters,"64-bit wide data channels (1: busy, 31: count, 32: time)"
,SATA3_PERF,h4190,6,mmi_perf,SATA performance counters,"64-bit wide data channels (1: busy, 31: count, 32: time)"
,SATA_BLOCK_TRAFFIC_GEN,h41A0,23,block_traffic_gen_mmi,SATA test traffic generator,
,SATA1_BLOCK_TRAFFIC_GEN,h41C0,23,block_traffic_gen_mmi,SATA test traffic generator,
,SATA2_BLOCK_TRAFFIC_GEN,h41E0,23,block_traffic_gen_mmi,SATA test traffic generator,
,SATA3_BLOCK_TRAFFIC_GEN,h4200,23,block_traffic_gen_mmi,SATA test traffic generator,
,RX_BB_FRAME_COUNTER,h4350,11,dvbs2_bb_frame_counter_mmi,BB Frame Counter,
,RX_BB_ERROR_COUNTER,h4370,11,dvbs2_bb_frame_counter_mmi,BB Error Counter,
,ETH_NIC_SRC_PROFILER,h4600,10,AxisProfile,"NIC ethernet source profiler""",
,ETH_NIC_SINK_PROFILER,h4610,10,AxisProfile,"NIC ethernet sink profiler""",
,ETH_RGMII_SRC_PROFILER,h4620,10,AxisProfile,"RGMII ethernet source profiler""",
,ETH_RGMII_SINK_PROFILER,h4630,10,AxisProfile,"RGMII ethernet sink profiler""",
,ETH_RXSDR_SRC_PROFILER,h4640,10,AxisProfile,"RXSDR ethernet source profiler""",
,ETH_TXSDR_SINK_PROFILER,h4650,10,AxisProfile,"TXSDR ethernet sink profiler""",
#,ETH_BAD_FCS_DN,h4680,6,"axis_eth_fcs_check_mmi_wrapper,mmi_roregfile",FCS error count (downlink),
#,ETH_BAD_FCS_UP,h4690,6,"axis_eth_fcs_check_mmi_wrapper,mmi_roregfile",FCS error count (uplink),
,KAS_CPM,h4700,81,cpm_ina23xctrl,KAS current monitors,words = MMI_WORDSPERMON*NUM_MONITORS + MMI_CTRLWORDS
,KAS_CPM_VLIM,h4780,7,cpm_ina23x_vbus_limits_mmi,Voltage limit control for CPM,
,KAS_CPM_MAXVAL,h47A0,32,cpm_ina23x_maxval_mmi,Maximum value recording for CPM,
,KAS_SYNTHRX,h4800,84,synth_lmx_2592_ctrl,FE synthesizer rx,words = NSYNTHREGS + 13
,KAS_SYNTHTX,h4880,84,synth_lmx_2592_ctrl,FE synthesizer tx,
,KAS_IQMOD,h4900,12,mmi_to_spi,ADMV1013,
,KAS_DAC,h4910,12,mmi_to_spi,AD5601,
,KAS_ADC,h4940,34,adc_ads1015_ctrl,Actually an ads1115 for PA temperature and TX power detector,
,KAS_I2C,h4980,34,mmi_to_i2c,KaS I2C bus controller,
,DSSS_RX_CTRL,h49C0,29,dsss_fec_dec,DSSS RX channel controler,
,DSSS_DEMODULATOR,h4A40,49,dsss_demod,DSSS demodulator,
,DSSS_FEC_DECODER,h4A90,15,dsss_fec_dec,DSSS FEC decoder,
,TX_DVBS2X_DATA_FRAMER,h4B00,30,dvbs2x_tx_data,DVBS2X TX Data Framer,
,TX_DVBS2X_MOD,h4B20,7,"mmi_to_mmi_v2,mod_dvb_s2x_wb_top",DVBS2X Modulator,
,TX_DVBS2X_SYMB_RATE_DIV,h4B30,3,mmi_woregfile,DVB-S2X symbol rate divider control,
,TX_EQ_REAL,h4B40,23,axis_mmibuffer,TX EQ: real coefficients,
,TX_EQ_IMAG,h4B60,23,axis_mmibuffer,TX EQ: imaginary coefficients,
,TX_ALC,h4BA0,8,agc_mmi,TX automatic level control,
,TX_NANO_DAC,h0BC0,3,dac_ad5601_ctrl_mmi,TX NANO DAC,1 AD5601 reg + 1 AVMM Control status reg + 1 version reg
