Analysis & Synthesis report for GUTIERREZ_JETER_LAB_5_FALL_2017
Thu Oct 19 22:56:41 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component
 12. Parameter Settings for User Entity Instance: GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM|lpm_add_sub:LPM_ADD_SUB_component
 13. Port Connectivity Checks: "GUTIERREZ_DEC_TO_HEX:HEX_2"
 14. Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM"
 15. Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM"
 16. Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION"
 17. Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD"
 18. Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 19 22:56:41 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; GUTIERREZ_JETER_LAB_5_FALL_2017             ;
; Top-level Entity Name              ; GUTIERREZ_INTEGRATION_PROJECT               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 122                                         ;
;     Total combinational functions  ; 122                                         ;
;     Dedicated logic registers      ; 10                                          ;
; Total registers                    ; 10                                          ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                ;
+----------------------------------------------------------------------------+-------------------------------+---------------------------------+
; Option                                                                     ; Setting                       ; Default Value                   ;
+----------------------------------------------------------------------------+-------------------------------+---------------------------------+
; Device                                                                     ; EP4CE115F29C7                 ;                                 ;
; Top-level entity name                                                      ; GUTIERREZ_INTEGRATION_PROJECT ; GUTIERREZ_JETER_LAB_5_FALL_2017 ;
; Family name                                                                ; Cyclone IV E                  ; Cyclone V                       ;
; Use smart compilation                                                      ; Off                           ; Off                             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                            ; On                              ;
; Enable compact report table                                                ; Off                           ; Off                             ;
; Restructure Multiplexers                                                   ; Auto                          ; Auto                            ;
; Create Debugging Nodes for IP Cores                                        ; Off                           ; Off                             ;
; Preserve fewer node names                                                  ; On                            ; On                              ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                           ; Off                             ;
; Verilog Version                                                            ; Verilog_2001                  ; Verilog_2001                    ;
; VHDL Version                                                               ; VHDL_1993                     ; VHDL_1993                       ;
; State Machine Processing                                                   ; Auto                          ; Auto                            ;
; Safe State Machine                                                         ; Off                           ; Off                             ;
; Extract Verilog State Machines                                             ; On                            ; On                              ;
; Extract VHDL State Machines                                                ; On                            ; On                              ;
; Ignore Verilog initial constructs                                          ; Off                           ; Off                             ;
; Iteration limit for constant Verilog loops                                 ; 5000                          ; 5000                            ;
; Iteration limit for non-constant Verilog loops                             ; 250                           ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                            ; On                              ;
; Infer RAMs from Raw Logic                                                  ; On                            ; On                              ;
; Parallel Synthesis                                                         ; On                            ; On                              ;
; DSP Block Balancing                                                        ; Auto                          ; Auto                            ;
; NOT Gate Push-Back                                                         ; On                            ; On                              ;
; Power-Up Don't Care                                                        ; On                            ; On                              ;
; Remove Redundant Logic Cells                                               ; Off                           ; Off                             ;
; Remove Duplicate Registers                                                 ; On                            ; On                              ;
; Ignore CARRY Buffers                                                       ; Off                           ; Off                             ;
; Ignore CASCADE Buffers                                                     ; Off                           ; Off                             ;
; Ignore GLOBAL Buffers                                                      ; Off                           ; Off                             ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                           ; Off                             ;
; Ignore LCELL Buffers                                                       ; Off                           ; Off                             ;
; Ignore SOFT Buffers                                                        ; On                            ; On                              ;
; Limit AHDL Integers to 32 Bits                                             ; Off                           ; Off                             ;
; Optimization Technique                                                     ; Balanced                      ; Balanced                        ;
; Carry Chain Length                                                         ; 70                            ; 70                              ;
; Auto Carry Chains                                                          ; On                            ; On                              ;
; Auto Open-Drain Pins                                                       ; On                            ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                           ; Off                             ;
; Auto ROM Replacement                                                       ; On                            ; On                              ;
; Auto RAM Replacement                                                       ; On                            ; On                              ;
; Auto DSP Block Replacement                                                 ; On                            ; On                              ;
; Auto Shift Register Replacement                                            ; Auto                          ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                          ; Auto                            ;
; Auto Clock Enable Replacement                                              ; On                            ; On                              ;
; Strict RAM Replacement                                                     ; Off                           ; Off                             ;
; Allow Synchronous Control Signals                                          ; On                            ; On                              ;
; Force Use of Synchronous Clear Signals                                     ; Off                           ; Off                             ;
; Auto RAM Block Balancing                                                   ; On                            ; On                              ;
; Auto RAM to Logic Cell Conversion                                          ; Off                           ; Off                             ;
; Auto Resource Sharing                                                      ; Off                           ; Off                             ;
; Allow Any RAM Size For Recognition                                         ; Off                           ; Off                             ;
; Allow Any ROM Size For Recognition                                         ; Off                           ; Off                             ;
; Allow Any Shift Register Size For Recognition                              ; Off                           ; Off                             ;
; Use LogicLock Constraints during Resource Balancing                        ; On                            ; On                              ;
; Ignore translate_off and synthesis_off directives                          ; Off                           ; Off                             ;
; Timing-Driven Synthesis                                                    ; On                            ; On                              ;
; Report Parameter Settings                                                  ; On                            ; On                              ;
; Report Source Assignments                                                  ; On                            ; On                              ;
; Report Connectivity Checks                                                 ; On                            ; On                              ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                           ; Off                             ;
; Synchronization Register Chain Length                                      ; 2                             ; 2                               ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation            ; Normal compilation              ;
; HDL message level                                                          ; Level2                        ; Level2                          ;
; Suppress Register Optimization Related Messages                            ; Off                           ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                          ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                          ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                           ; 100                             ;
; Clock MUX Protection                                                       ; On                            ; On                              ;
; Auto Gated Clock Conversion                                                ; Off                           ; Off                             ;
; Block Design Naming                                                        ; Auto                          ; Auto                            ;
; SDC constraint protection                                                  ; Off                           ; Off                             ;
; Synthesis Effort                                                           ; Auto                          ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                            ; On                              ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                           ; Off                             ;
; Analysis & Synthesis Message Level                                         ; Medium                        ; Medium                          ;
; Disable Register Merging Across Hierarchies                                ; Auto                          ; Auto                            ;
; Resource Aware Inference For Block RAM                                     ; On                            ; On                              ;
; Synthesis Seed                                                             ; 1                             ; 1                               ;
+----------------------------------------------------------------------------+-------------------------------+---------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                 ; Library ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd  ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd  ;         ;
; GUTIERREZ_OPT_CODE_PACKAGE.vhd       ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPT_CODE_PACKAGE.vhd       ;         ;
; GUTIERREZ_OPCODE.vhd                 ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd                 ;         ;
; GUTIERREZ_FULL_ADDER_USING_GATES.vhd ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd ;         ;
; GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd     ; yes             ; User Wizard-Generated File   ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd     ;         ;
; GUTIERREZ_ADDER_6_BITS.vhd           ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd           ;         ;
; GUTIERREZ_ADD_SUB_6_BITS.vhd         ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd         ;         ;
; GUTIERREZ_DEC_TO_HEX.vhd             ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_DEC_TO_HEX.vhd             ;         ;
; GUTIERREZ_INTEGRATION_PROJECT.vhd    ; yes             ; User VHDL File               ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd    ;         ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                            ;         ;
; addcore.inc                          ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/addcore.inc                                                                                                ;         ;
; look_add.inc                         ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/look_add.inc                                                                                               ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/bypassff.inc                                                                                               ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/altshift.inc                                                                                               ;         ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                    ;         ;
; aglobal160.inc                       ; yes             ; Megafunction                 ; /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/aglobal160.inc                                                                                             ;         ;
; db/add_sub_cch.tdf                   ; yes             ; Auto-Generated Megafunction  ; /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/db/add_sub_cch.tdf                   ;         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 122             ;
;                                             ;                 ;
; Total combinational functions               ; 122             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 69              ;
;     -- 3 input functions                    ; 38              ;
;     -- <=2 input functions                  ; 15              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 102             ;
;     -- arithmetic mode                      ; 20              ;
;                                             ;                 ;
; Total registers                             ; 10              ;
;     -- Dedicated logic registers            ; 10              ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 41              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; OPCODE[0]~input ;
; Maximum fan-out                             ; 23              ;
; Total fan-out                               ; 512             ;
; Average fan-out                             ; 2.39            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Entity Name                      ; Library Name ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |GUTIERREZ_INTEGRATION_PROJECT                                 ; 122 (0)           ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 41   ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT                                                                                                                                                     ; GUTIERREZ_INTEGRATION_PROJECT    ; work         ;
;    |GUTIERREZ_DEC_TO_HEX:HEX_1|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_DEC_TO_HEX:HEX_1                                                                                                                          ; GUTIERREZ_DEC_TO_HEX             ; work         ;
;    |GUTIERREZ_DEC_TO_HEX:HEX_2|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_DEC_TO_HEX:HEX_2                                                                                                                          ; GUTIERREZ_DEC_TO_HEX             ; work         ;
;    |GUTIERREZ_OPCODE:OPTCODE_RUNNING|                          ; 112 (81)          ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING                                                                                                                    ; GUTIERREZ_OPCODE                 ; work         ;
;       |GUTIERREZ_ADD_SUB_6_BITS:ADDITION|                      ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION                                                                                  ; GUTIERREZ_ADD_SUB_6_BITS         ; work         ;
;          |GUTIERREZ_ADDER_6_BITS:THIRD|                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD                                                     ; GUTIERREZ_ADDER_6_BITS           ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:1:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:1:FOURTH    ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:2:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:2:FOURTH    ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:3:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:3:FOURTH    ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:4:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:4:FOURTH    ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:5:FOURTH| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:5:FOURTH    ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;       |GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|                   ; 10 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION                                                                               ; GUTIERREZ_ADD_SUB_6_BITS         ; work         ;
;          |GUTIERREZ_ADDER_6_BITS:THIRD|                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|GUTIERREZ_ADDER_6_BITS:THIRD                                                  ; GUTIERREZ_ADDER_6_BITS           ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:1:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:1:FOURTH ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:2:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:2:FOURTH ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:3:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:3:FOURTH ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:4:FOURTH| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:4:FOURTH ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;             |GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:5:FOURTH| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:\THIRD:5:FOURTH ; GUTIERREZ_FULL_ADDER_USING_GATES ; work         ;
;       |GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM                                                                          ; GUTIERREZ_ADD_SUB_6_BITS_LPM     ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component                                        ; lpm_add_sub                      ; work         ;
;             |add_sub_cch:auto_generated|                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component|add_sub_cch:auto_generated             ; add_sub_cch                      ; work         ;
;       |GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM                                                                       ; GUTIERREZ_ADD_SUB_6_BITS_LPM     ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM|lpm_add_sub:LPM_ADD_SUB_component                                     ; lpm_add_sub                      ; work         ;
;             |add_sub_cch:auto_generated|                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM|lpm_add_sub:LPM_ADD_SUB_component|add_sub_cch:auto_generated          ; add_sub_cch                      ; work         ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                              ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; LPM_ADD_SUB  ; 16.0    ; N/A          ; N/A          ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM    ; GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd ;
; Altera ; LPM_ADD_SUB  ; 16.0    ; N/A          ; N/A          ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM ; GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|Z         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|RESULT[3] ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |GUTIERREZ_INTEGRATION_PROJECT|GUTIERREZ_OPCODE:OPTCODE_RUNNING|RESULT[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                              ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_cch  ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_cch  ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "GUTIERREZ_DEC_TO_HEX:HEX_2" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; hex_digit[3..2] ; Input ; Info     ; Stuck at GND      ;
+-----------------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:SUBTRACTION_LPM" ;
+---------+-------+----------+------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------+
; add_sub ; Input ; Info     ; Stuck at GND                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; add_sub ; Input ; Info     ; Stuck at VCC                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:SUBTRACTION"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; subtract ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; subtract ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 10                          ;
;     ENA               ; 6                           ;
;     SLD               ; 1                           ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 128                         ;
;     arith             ; 20                          ;
;         3 data inputs ; 20                          ;
;     normal            ; 108                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 69                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 19 22:56:21 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_5_FALL_2017 -c GUTIERREZ_JETER_LAB_5_FALL_2017
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file dec_to_hex.vhd
    Info (12022): Found design unit 1: dec_to_hex-design File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/dec_to_hex.vhd Line: 10
    Info (12023): Found entity 1: dec_to_hex File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/dec_to_hex.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd
    Info (12022): Found design unit 1: GUTIERREZ_ADDER_PACKAGE_COMPARE File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_TEST_OPCODE.vhd
    Info (12022): Found design unit 1: GUTIERREZ_TEST_OPCODE-arch_test_opcode File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd Line: 8
    Info (12023): Found entity 1: GUTIERREZ_TEST_OPCODE File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_TEST_OPCODE.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file GUTIERREZ_OPT_CODE_PACKAGE.vhd
    Info (12022): Found design unit 1: GUTIERREZ_OPT_CODE_PACKAGE File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPT_CODE_PACKAGE.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_OPCODE.vhd
    Info (12022): Found design unit 1: GUTIERREZ_OPCODE-DESIGN_OPCODE File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd Line: 14
    Info (12023): Found entity 1: GUTIERREZ_OPCODE File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_FULL_ADDER_USING_GATES.vhd
    Info (12022): Found design unit 1: GUTIERREZ_FULL_ADDER_USING_GATES-arch File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd Line: 10
    Info (12023): Found entity 1: GUTIERREZ_FULL_ADDER_USING_GATES File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd
    Info (12022): Found design unit 1: GUTIERREZ_COMPARE_8_BITS_ADVANCE-IDEA_8 File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd Line: 15
    Info (12023): Found entity 1: GUTIERREZ_COMPARE_8_BITS_ADVANCE File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_XOR.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_XOR-design_XOR File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_XOR.vhd Line: 9
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_XOR File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_XOR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_SHIFT_RIGHT-design_SHIFT_RIGHT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd Line: 8
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_SHIFT_RIGHT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_RIGHT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_SHIFT_LEFT.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_SHIFT_LEFT-design_SHIFT_LEFT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_LEFT.vhd Line: 8
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_SHIFT_LEFT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_SHIFT_LEFT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_ROTATE_RIGHT-design_ROTATE_RIGHT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd Line: 8
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_ROTATE_RIGHT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_RIGHT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_ROTATE_LEFT.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_ROTATE_LEFT-design_ROTATE_LEFT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_LEFT.vhd Line: 8
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_ROTATE_LEFT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_ROTATE_LEFT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_OR.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_OR-design_OR File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_OR.vhd Line: 9
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_OR File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_OR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_NOT.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_NOT-design_NOT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_NOT.vhd Line: 8
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_NOT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_NOT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_BITWISE_AND.vhd
    Info (12022): Found design unit 1: GUTIERREZ_BITWISE_AND-design_and File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_AND.vhd Line: 9
    Info (12023): Found entity 1: GUTIERREZ_BITWISE_AND File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_BITWISE_AND.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_8_BITS.vhd
    Info (12022): Found design unit 1: GUTIERREZ_ADD_SUB_8_BITS-STRUCTURE_8 File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_8_BITS.vhd Line: 12
    Info (12023): Found entity 1: GUTIERREZ_ADD_SUB_8_BITS File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_8_BITS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_8_BITS.vhd
    Info (12022): Found design unit 1: GUTIERREZ_ADDER_8_BITS-DESIGN_8 File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd Line: 13
    Info (12023): Found entity 1: GUTIERREZ_ADDER_8_BITS File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_8_BITS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_COMPARE_LPM.vhd
    Info (12022): Found design unit 1: gutierrez_compare_lpm-SYN File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_LPM.vhd Line: 58
    Info (12023): Found entity 1: GUTIERREZ_COMPARE_LPM File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_COMPARE_LPM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd
    Info (12022): Found design unit 1: gutierrez_add_sub_6_bits_lpm-SYN File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd Line: 55
    Info (12023): Found entity 1: GUTIERREZ_ADD_SUB_6_BITS_LPM File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_ADDER_6_BITS.vhd
    Info (12022): Found design unit 1: GUTIERREZ_ADDER_6_BITS-DESIGN_6 File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd Line: 13
    Info (12023): Found entity 1: GUTIERREZ_ADDER_6_BITS File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_ADD_SUB_6_BITS.vhd
    Info (12022): Found design unit 1: GUTIERREZ_ADD_SUB_6_BITS-STRUCTURE_6 File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd Line: 12
    Info (12023): Found entity 1: GUTIERREZ_ADD_SUB_6_BITS File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_DEC_TO_HEX.vhd
    Info (12022): Found design unit 1: GUTIERREZ_DEC_TO_HEX-design File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_DEC_TO_HEX.vhd Line: 9
    Info (12023): Found entity 1: GUTIERREZ_DEC_TO_HEX File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_DEC_TO_HEX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file GUTIERREZ_INTEGRATION_PROJECT.vhd
    Info (12022): Found design unit 1: GUTIERREZ_INTEGRATION_PROJECT-DESIGN_INTEGRATION File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd Line: 15
    Info (12023): Found entity 1: GUTIERREZ_INTEGRATION_PROJECT File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd Line: 7
Info (12127): Elaborating entity "GUTIERREZ_INTEGRATION_PROJECT" for the top level hierarchy
Info (12128): Elaborating entity "GUTIERREZ_OPCODE" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at GUTIERREZ_OPCODE.vhd(30): object "Cout_temp" assigned a value but never read File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at GUTIERREZ_OPCODE.vhd(30): object "Cout_temp1" assigned a value but never read File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd Line: 30
Info (12128): Elaborating entity "GUTIERREZ_ADD_SUB_6_BITS" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at GUTIERREZ_ADD_SUB_6_BITS.vhd(20): object "overflow2" assigned a value but never read File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd Line: 20
Info (12128): Elaborating entity "GUTIERREZ_ADDER_6_BITS" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS.vhd Line: 27
Info (12128): Elaborating entity "GUTIERREZ_FULL_ADDER_USING_GATES" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS:ADDITION|GUTIERREZ_ADDER_6_BITS:THIRD|GUTIERREZ_FULL_ADDER_USING_GATES:FIRST" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADDER_6_BITS.vhd Line: 22
Info (12128): Elaborating entity "GUTIERREZ_ADD_SUB_6_BITS_LPM" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_OPCODE.vhd Line: 35
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd Line: 83
Info (12133): Instantiated megafunction "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_ADD_SUB_6_BITS_LPM.vhd Line: 83
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cch.tdf
    Info (12023): Found entity 1: add_sub_cch File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/db/add_sub_cch.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cch" for hierarchy "GUTIERREZ_OPCODE:OPTCODE_RUNNING|GUTIERREZ_ADD_SUB_6_BITS_LPM:ADDITION_LPM|lpm_add_sub:LPM_ADD_SUB_component|add_sub_cch:auto_generated" File: /mnt/STORAGE/Quartus_Installation/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "GUTIERREZ_DEC_TO_HEX" for hierarchy "GUTIERREZ_DEC_TO_HEX:HEX_1" File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DISPLAY[8]" is stuck at GND File: /mnt/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB5_INTEGRATION_PROJECT_fall_2017/GUTIERREZ_JETER_CSC343_FALL_2017/GUTIERREZ_INTEGRATION_PROJECT.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 122 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1267 megabytes
    Info: Processing ended: Thu Oct 19 22:56:41 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:38


