To Do:
-PC register (6.1) (done)
-Read/Fetch an Instruction from InstrMem (done)
	-Store in register named IR
-Build register file (done)
	-32 32-bit regs
	-2 read ports
	-1 write port, enabled by RegWrite signal
-Build general CU (done)
-Build ALU CU (done)




-Extend ALU
	-addu, subu, addiu (done)
	-add, sub, addi (done)
	-and, andi, or, ori, xor, xori (done)
	-sll, sra, srl (done)
	-slt, slti, sltu, sltiu (done)
	-beq, bne, j (not done) (what ALUOp is needed here?)
	-lw, sw (done)
-Add support for branch/jump (done) (need to test)
-Add support for data transfer (done) (need to test)