
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,1943}                     Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= XER[SO]=so                                              Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S8= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= XER.SOOut=so                                           XER-SO-Out(S5)
	S11= PIDReg.Out=>IMMU.PID                                   Premise(F6)
	S12= IMMU.PID=pid                                           Path(S6,S11)
	S13= PC.Out=>IMMU.IEA                                       Premise(F7)
	S14= IMMU.IEA=addr                                          Path(S9,S13)
	S15= IMMU.Addr={pid,addr}                                   IMMU-Search(S12,S14)
	S16= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S12,S14)
	S17= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S18= IAddrReg.In={pid,addr}                                 Path(S15,S17)
	S19= IMMU.Hit=>IMMUHitReg.In                                Premise(F9)
	S20= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S16,S19)
	S21= PC.Out=>ICache.IEA                                     Premise(F10)
	S22= ICache.IEA=addr                                        Path(S9,S21)
	S23= ICache.Hit=ICacheHit(addr)                             ICache-Search(S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F11)
	S25= ICache.Hit=>ICacheHitReg.In                            Premise(F12)
	S26= ICacheHitReg.In=ICacheHit(addr)                        Path(S23,S25)
	S27= IMMUHitReg.Out=>CU.IMemHit                             Premise(F13)
	S28= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F14)
	S29= IAddrReg.Out=>IMem.RAddr                               Premise(F15)
	S30= IMem.Out=>IRMux.MemData                                Premise(F16)
	S31= ICacheReg.Out=>IRMux.CacheData                         Premise(F17)
	S32= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F18)
	S33= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F19)
	S34= IRMux.Out=>IR.In                                       Premise(F20)
	S35= IMem.MEM8WordOut=>ICache.WData                         Premise(F21)
	S36= PC.Out=>ICache.IEA                                     Premise(F22)
	S37= IR.Out0_5=>CU.Op                                       Premise(F23)
	S38= IR.Out11_15=>GPRegs.RReg1                              Premise(F24)
	S39= IR.Out16_20=>GPRegs.RReg2                              Premise(F25)
	S40= IR.Out21_31=>CU.IRFunc                                 Premise(F26)
	S41= GPRegs.Rdata1=>A.In                                    Premise(F27)
	S42= GPRegs.Rdata2=>B.In                                    Premise(F28)
	S43= A.Out=>MDU.A                                           Premise(F29)
	S44= B.Out=>MDU.B                                           Premise(F30)
	S45= CU.Func=>MDU.Func                                      Premise(F31)
	S46= MDU.Out0_31=>MDUOut.In                                 Premise(F32)
	S47= XER.SOOut=>ORGate.A                                    Premise(F33)
	S48= ORGate.A=so                                            Path(S10,S47)
	S49= MDU.OV=>ORGate.B                                       Premise(F34)
	S50= MDU.OV=>OVReg.In                                       Premise(F35)
	S51= MDU.CMP=>DataCmb.A                                     Premise(F36)
	S52= ORGate.Out=>DataCmb.B                                  Premise(F37)
	S53= ORGate.Out=>DR1bit.In                                  Premise(F38)
	S54= DataCmb.Out=>DR4bit.In                                 Premise(F39)
	S55= IR.Out6_10=>GPRegs.WReg                                Premise(F40)
	S56= MDUOut.Out=>GPRegs.WData                               Premise(F41)
	S57= DR4bit.Out=>CRRegs.CR0In                               Premise(F42)
	S58= DR1bit.Out=>XER.SOIn                                   Premise(F43)
	S59= OVReg.Out=>XER.OVIn                                    Premise(F44)
	S60= CtrlPIDReg=0                                           Premise(F45)
	S61= [PIDReg]=pid                                           PIDReg-Hold(S0,S60)
	S62= CtrlIMMU=0                                             Premise(F46)
	S63= CtrlPC=0                                               Premise(F47)
	S64= CtrlPCInc=0                                            Premise(F48)
	S65= PC[Out]=addr                                           PC-Hold(S1,S63,S64)
	S66= CtrlIAddrReg=1                                         Premise(F49)
	S67= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S18,S66)
	S68= CtrlIMMUHitReg=1                                       Premise(F50)
	S69= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S20,S68)
	S70= CtrlICache=0                                           Premise(F51)
	S71= CtrlICacheReg=1                                        Premise(F52)
	S72= CtrlICacheHitReg=1                                     Premise(F53)
	S73= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S26,S72)
	S74= CtrlIMem=0                                             Premise(F54)
	S75= IMem[{pid,addr}]={31,rT,rA,rB,1943}                    IMem-Hold(S2,S74)
	S76= CtrlIRMux=0                                            Premise(F55)
	S77= CtrlIR=0                                               Premise(F56)
	S78= CtrlGPRegs=0                                           Premise(F57)
	S79= GPRegs[rA]=a                                           GPRegs-Hold(S3,S78)
	S80= GPRegs[rB]=b                                           GPRegs-Hold(S4,S78)
	S81= CtrlA=0                                                Premise(F58)
	S82= CtrlB=0                                                Premise(F59)
	S83= CtrlMDUOut=0                                           Premise(F60)
	S84= CtrlXERSO=0                                            Premise(F61)
	S85= XER[SO]=so                                             XER-SO-Hold(S5,S84)
	S86= CtrlXEROV=0                                            Premise(F62)
	S87= CtrlXERCA=0                                            Premise(F63)
	S88= CtrlOVReg=0                                            Premise(F64)
	S89= CtrlDR1bit=0                                           Premise(F65)
	S90= CtrlDR4bit=0                                           Premise(F66)
	S91= CtrlCRRegs=0                                           Premise(F67)
	S92= CtrlCRRegsCR0=0                                        Premise(F68)
	S93= CtrlCRRegsW4bitRegs=0                                  Premise(F69)
	S94= CtrlCRRegsW1bitRegs=0                                  Premise(F70)

IMMU	S95= PIDReg.Out=pid                                         PIDReg-Out(S61)
	S96= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S61)
	S97= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S61)
	S98= PC.Out=addr                                            PC-Out(S65)
	S99= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S67)
	S100= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S67)
	S101= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S67)
	S102= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S69)
	S103= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S69)
	S104= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S69)
	S105= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S73)
	S106= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S73)
	S107= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S73)
	S108= XER.SOOut=so                                          XER-SO-Out(S85)
	S109= PIDReg.Out=>IMMU.PID                                  Premise(F71)
	S110= IMMU.PID=pid                                          Path(S95,S109)
	S111= PC.Out=>IMMU.IEA                                      Premise(F72)
	S112= IMMU.IEA=addr                                         Path(S98,S111)
	S113= IMMU.Addr={pid,addr}                                  IMMU-Search(S110,S112)
	S114= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S110,S112)
	S115= IMMU.Addr=>IAddrReg.In                                Premise(F73)
	S116= IAddrReg.In={pid,addr}                                Path(S113,S115)
	S117= IMMU.Hit=>IMMUHitReg.In                               Premise(F74)
	S118= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S114,S117)
	S119= PC.Out=>ICache.IEA                                    Premise(F75)
	S120= ICache.IEA=addr                                       Path(S98,S119)
	S121= ICache.Hit=ICacheHit(addr)                            ICache-Search(S120)
	S122= ICache.Out=>ICacheReg.In                              Premise(F76)
	S123= ICache.Hit=>ICacheHitReg.In                           Premise(F77)
	S124= ICacheHitReg.In=ICacheHit(addr)                       Path(S121,S123)
	S125= IMMUHitReg.Out=>CU.IMemHit                            Premise(F78)
	S126= CU.IMemHit=IMMUHit(pid,addr)                          Path(S102,S125)
	S127= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F79)
	S128= CU.ICacheHit=ICacheHit(addr)                          Path(S105,S127)
	S129= IAddrReg.Out=>IMem.RAddr                              Premise(F80)
	S130= IMem.RAddr={pid,addr}                                 Path(S99,S129)
	S131= IMem.Out={31,rT,rA,rB,1943}                           IMem-Read(S130,S75)
	S132= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S130,S75)
	S133= IMem.Out=>IRMux.MemData                               Premise(F81)
	S134= IRMux.MemData={31,rT,rA,rB,1943}                      Path(S131,S133)
	S135= IRMux.Out={31,rT,rA,rB,1943}                          IRMux-Select(S134)
	S136= ICacheReg.Out=>IRMux.CacheData                        Premise(F82)
	S137= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F83)
	S138= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S102,S137)
	S139= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F84)
	S140= IRMux.CacheSel=ICacheHit(addr)                        Path(S105,S139)
	S141= IRMux.Out=>IR.In                                      Premise(F85)
	S142= IR.In={31,rT,rA,rB,1943}                              Path(S135,S141)
	S143= IMem.MEM8WordOut=>ICache.WData                        Premise(F86)
	S144= ICache.WData=IMemGet8Word({pid,addr})                 Path(S132,S143)
	S145= PC.Out=>ICache.IEA                                    Premise(F87)
	S146= IR.Out0_5=>CU.Op                                      Premise(F88)
	S147= IR.Out11_15=>GPRegs.RReg1                             Premise(F89)
	S148= IR.Out16_20=>GPRegs.RReg2                             Premise(F90)
	S149= IR.Out21_31=>CU.IRFunc                                Premise(F91)
	S150= GPRegs.Rdata1=>A.In                                   Premise(F92)
	S151= GPRegs.Rdata2=>B.In                                   Premise(F93)
	S152= A.Out=>MDU.A                                          Premise(F94)
	S153= B.Out=>MDU.B                                          Premise(F95)
	S154= CU.Func=>MDU.Func                                     Premise(F96)
	S155= MDU.Out0_31=>MDUOut.In                                Premise(F97)
	S156= XER.SOOut=>ORGate.A                                   Premise(F98)
	S157= ORGate.A=so                                           Path(S108,S156)
	S158= MDU.OV=>ORGate.B                                      Premise(F99)
	S159= MDU.OV=>OVReg.In                                      Premise(F100)
	S160= MDU.CMP=>DataCmb.A                                    Premise(F101)
	S161= ORGate.Out=>DataCmb.B                                 Premise(F102)
	S162= ORGate.Out=>DR1bit.In                                 Premise(F103)
	S163= DataCmb.Out=>DR4bit.In                                Premise(F104)
	S164= IR.Out6_10=>GPRegs.WReg                               Premise(F105)
	S165= MDUOut.Out=>GPRegs.WData                              Premise(F106)
	S166= DR4bit.Out=>CRRegs.CR0In                              Premise(F107)
	S167= DR1bit.Out=>XER.SOIn                                  Premise(F108)
	S168= OVReg.Out=>XER.OVIn                                   Premise(F109)
	S169= CtrlPIDReg=0                                          Premise(F110)
	S170= [PIDReg]=pid                                          PIDReg-Hold(S61,S169)
	S171= CtrlIMMU=0                                            Premise(F111)
	S172= CtrlPC=0                                              Premise(F112)
	S173= CtrlPCInc=1                                           Premise(F113)
	S174= PC[Out]=addr+4                                        PC-Inc(S65,S172,S173)
	S175= PC[CIA]=addr                                          PC-Inc(S65,S172,S173)
	S176= CtrlIAddrReg=0                                        Premise(F114)
	S177= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S67,S176)
	S178= CtrlIMMUHitReg=0                                      Premise(F115)
	S179= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S69,S178)
	S180= CtrlICache=1                                          Premise(F116)
	S181= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S120,S144,S180)
	S182= CtrlICacheReg=0                                       Premise(F117)
	S183= CtrlICacheHitReg=0                                    Premise(F118)
	S184= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S73,S183)
	S185= CtrlIMem=0                                            Premise(F119)
	S186= IMem[{pid,addr}]={31,rT,rA,rB,1943}                   IMem-Hold(S75,S185)
	S187= CtrlIRMux=0                                           Premise(F120)
	S188= CtrlIR=1                                              Premise(F121)
	S189= [IR]={31,rT,rA,rB,1943}                               IR-Write(S142,S188)
	S190= CtrlGPRegs=0                                          Premise(F122)
	S191= GPRegs[rA]=a                                          GPRegs-Hold(S79,S190)
	S192= GPRegs[rB]=b                                          GPRegs-Hold(S80,S190)
	S193= CtrlA=0                                               Premise(F123)
	S194= CtrlB=0                                               Premise(F124)
	S195= CtrlMDUOut=0                                          Premise(F125)
	S196= CtrlXERSO=0                                           Premise(F126)
	S197= XER[SO]=so                                            XER-SO-Hold(S85,S196)
	S198= CtrlXEROV=0                                           Premise(F127)
	S199= CtrlXERCA=0                                           Premise(F128)
	S200= CtrlOVReg=0                                           Premise(F129)
	S201= CtrlDR1bit=0                                          Premise(F130)
	S202= CtrlDR4bit=0                                          Premise(F131)
	S203= CtrlCRRegs=0                                          Premise(F132)
	S204= CtrlCRRegsCR0=0                                       Premise(F133)
	S205= CtrlCRRegsW4bitRegs=0                                 Premise(F134)
	S206= CtrlCRRegsW1bitRegs=0                                 Premise(F135)

ID	S207= PIDReg.Out=pid                                        PIDReg-Out(S170)
	S208= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S170)
	S209= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S170)
	S210= PC.Out=addr+4                                         PC-Out(S174)
	S211= PC.CIA=addr                                           PC-Out(S175)
	S212= PC.CIA31_28=addr[31:28]                               PC-Out(S175)
	S213= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S177)
	S214= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S177)
	S215= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S177)
	S216= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S179)
	S217= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S179)
	S218= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S179)
	S219= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S184)
	S220= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S184)
	S221= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S184)
	S222= IR.Out0_5=31                                          IR-Out(S189)
	S223= IR.Out6_10=rT                                         IR-Out(S189)
	S224= IR.Out11_15=rA                                        IR-Out(S189)
	S225= IR.Out16_20=rB                                        IR-Out(S189)
	S226= IR.Out21_31=1943                                      IR-Out(S189)
	S227= XER.SOOut=so                                          XER-SO-Out(S197)
	S228= PIDReg.Out=>IMMU.PID                                  Premise(F136)
	S229= IMMU.PID=pid                                          Path(S207,S228)
	S230= PC.Out=>IMMU.IEA                                      Premise(F137)
	S231= IMMU.IEA=addr+4                                       Path(S210,S230)
	S232= IMMU.Addr={pid,addr+4}                                IMMU-Search(S229,S231)
	S233= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S229,S231)
	S234= IMMU.Addr=>IAddrReg.In                                Premise(F138)
	S235= IAddrReg.In={pid,addr+4}                              Path(S232,S234)
	S236= IMMU.Hit=>IMMUHitReg.In                               Premise(F139)
	S237= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S233,S236)
	S238= PC.Out=>ICache.IEA                                    Premise(F140)
	S239= ICache.IEA=addr+4                                     Path(S210,S238)
	S240= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S239)
	S241= ICache.Out=>ICacheReg.In                              Premise(F141)
	S242= ICache.Hit=>ICacheHitReg.In                           Premise(F142)
	S243= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S240,S242)
	S244= IMMUHitReg.Out=>CU.IMemHit                            Premise(F143)
	S245= CU.IMemHit=IMMUHit(pid,addr)                          Path(S216,S244)
	S246= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F144)
	S247= CU.ICacheHit=ICacheHit(addr)                          Path(S219,S246)
	S248= IAddrReg.Out=>IMem.RAddr                              Premise(F145)
	S249= IMem.RAddr={pid,addr}                                 Path(S213,S248)
	S250= IMem.Out={31,rT,rA,rB,1943}                           IMem-Read(S249,S186)
	S251= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S249,S186)
	S252= IMem.Out=>IRMux.MemData                               Premise(F146)
	S253= IRMux.MemData={31,rT,rA,rB,1943}                      Path(S250,S252)
	S254= IRMux.Out={31,rT,rA,rB,1943}                          IRMux-Select(S253)
	S255= ICacheReg.Out=>IRMux.CacheData                        Premise(F147)
	S256= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F148)
	S257= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S216,S256)
	S258= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F149)
	S259= IRMux.CacheSel=ICacheHit(addr)                        Path(S219,S258)
	S260= IRMux.Out=>IR.In                                      Premise(F150)
	S261= IR.In={31,rT,rA,rB,1943}                              Path(S254,S260)
	S262= IMem.MEM8WordOut=>ICache.WData                        Premise(F151)
	S263= ICache.WData=IMemGet8Word({pid,addr})                 Path(S251,S262)
	S264= PC.Out=>ICache.IEA                                    Premise(F152)
	S265= IR.Out0_5=>CU.Op                                      Premise(F153)
	S266= CU.Op=31                                              Path(S222,S265)
	S267= IR.Out11_15=>GPRegs.RReg1                             Premise(F154)
	S268= GPRegs.RReg1=rA                                       Path(S224,S267)
	S269= GPRegs.Rdata1=a                                       GPRegs-Read(S268,S191)
	S270= IR.Out16_20=>GPRegs.RReg2                             Premise(F155)
	S271= GPRegs.RReg2=rB                                       Path(S225,S270)
	S272= GPRegs.Rdata2=b                                       GPRegs-Read(S271,S192)
	S273= IR.Out21_31=>CU.IRFunc                                Premise(F156)
	S274= CU.IRFunc=1943                                        Path(S226,S273)
	S275= CU.Func=mdu_divu                                      CU(S266,S274)
	S276= GPRegs.Rdata1=>A.In                                   Premise(F157)
	S277= A.In=a                                                Path(S269,S276)
	S278= GPRegs.Rdata2=>B.In                                   Premise(F158)
	S279= B.In=b                                                Path(S272,S278)
	S280= A.Out=>MDU.A                                          Premise(F159)
	S281= B.Out=>MDU.B                                          Premise(F160)
	S282= CU.Func=>MDU.Func                                     Premise(F161)
	S283= MDU.Func=mdu_divu                                     Path(S275,S282)
	S284= MDU.Out0_31=>MDUOut.In                                Premise(F162)
	S285= XER.SOOut=>ORGate.A                                   Premise(F163)
	S286= ORGate.A=so                                           Path(S227,S285)
	S287= MDU.OV=>ORGate.B                                      Premise(F164)
	S288= MDU.OV=>OVReg.In                                      Premise(F165)
	S289= MDU.CMP=>DataCmb.A                                    Premise(F166)
	S290= ORGate.Out=>DataCmb.B                                 Premise(F167)
	S291= ORGate.Out=>DR1bit.In                                 Premise(F168)
	S292= DataCmb.Out=>DR4bit.In                                Premise(F169)
	S293= IR.Out6_10=>GPRegs.WReg                               Premise(F170)
	S294= GPRegs.WReg=rT                                        Path(S223,S293)
	S295= MDUOut.Out=>GPRegs.WData                              Premise(F171)
	S296= DR4bit.Out=>CRRegs.CR0In                              Premise(F172)
	S297= DR1bit.Out=>XER.SOIn                                  Premise(F173)
	S298= OVReg.Out=>XER.OVIn                                   Premise(F174)
	S299= CtrlPIDReg=0                                          Premise(F175)
	S300= [PIDReg]=pid                                          PIDReg-Hold(S170,S299)
	S301= CtrlIMMU=0                                            Premise(F176)
	S302= CtrlPC=0                                              Premise(F177)
	S303= CtrlPCInc=0                                           Premise(F178)
	S304= PC[CIA]=addr                                          PC-Hold(S175,S303)
	S305= PC[Out]=addr+4                                        PC-Hold(S174,S302,S303)
	S306= CtrlIAddrReg=0                                        Premise(F179)
	S307= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S177,S306)
	S308= CtrlIMMUHitReg=0                                      Premise(F180)
	S309= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S179,S308)
	S310= CtrlICache=0                                          Premise(F181)
	S311= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S181,S310)
	S312= CtrlICacheReg=0                                       Premise(F182)
	S313= CtrlICacheHitReg=0                                    Premise(F183)
	S314= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S184,S313)
	S315= CtrlIMem=0                                            Premise(F184)
	S316= IMem[{pid,addr}]={31,rT,rA,rB,1943}                   IMem-Hold(S186,S315)
	S317= CtrlIRMux=0                                           Premise(F185)
	S318= CtrlIR=0                                              Premise(F186)
	S319= [IR]={31,rT,rA,rB,1943}                               IR-Hold(S189,S318)
	S320= CtrlGPRegs=0                                          Premise(F187)
	S321= GPRegs[rA]=a                                          GPRegs-Hold(S191,S320)
	S322= GPRegs[rB]=b                                          GPRegs-Hold(S192,S320)
	S323= CtrlA=1                                               Premise(F188)
	S324= [A]=a                                                 A-Write(S277,S323)
	S325= CtrlB=1                                               Premise(F189)
	S326= [B]=b                                                 B-Write(S279,S325)
	S327= CtrlMDUOut=0                                          Premise(F190)
	S328= CtrlXERSO=0                                           Premise(F191)
	S329= XER[SO]=so                                            XER-SO-Hold(S197,S328)
	S330= CtrlXEROV=0                                           Premise(F192)
	S331= CtrlXERCA=0                                           Premise(F193)
	S332= CtrlOVReg=0                                           Premise(F194)
	S333= CtrlDR1bit=0                                          Premise(F195)
	S334= CtrlDR4bit=0                                          Premise(F196)
	S335= CtrlCRRegs=0                                          Premise(F197)
	S336= CtrlCRRegsCR0=0                                       Premise(F198)
	S337= CtrlCRRegsW4bitRegs=0                                 Premise(F199)
	S338= CtrlCRRegsW1bitRegs=0                                 Premise(F200)

EX	S339= PIDReg.Out=pid                                        PIDReg-Out(S300)
	S340= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S300)
	S341= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S300)
	S342= PC.CIA=addr                                           PC-Out(S304)
	S343= PC.CIA31_28=addr[31:28]                               PC-Out(S304)
	S344= PC.Out=addr+4                                         PC-Out(S305)
	S345= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S307)
	S346= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S307)
	S347= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S307)
	S348= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S309)
	S349= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S309)
	S350= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S309)
	S351= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S314)
	S352= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S314)
	S353= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S314)
	S354= IR.Out0_5=31                                          IR-Out(S319)
	S355= IR.Out6_10=rT                                         IR-Out(S319)
	S356= IR.Out11_15=rA                                        IR-Out(S319)
	S357= IR.Out16_20=rB                                        IR-Out(S319)
	S358= IR.Out21_31=1943                                      IR-Out(S319)
	S359= A.Out=a                                               A-Out(S324)
	S360= A.Out26_31=a[26:31]                                   A-Out(S324)
	S361= A.Out30_31=a[30:31]                                   A-Out(S324)
	S362= B.Out=b                                               B-Out(S326)
	S363= B.Out26_31=b[26:31]                                   B-Out(S326)
	S364= B.Out30_31=b[30:31]                                   B-Out(S326)
	S365= XER.SOOut=so                                          XER-SO-Out(S329)
	S366= PIDReg.Out=>IMMU.PID                                  Premise(F201)
	S367= IMMU.PID=pid                                          Path(S339,S366)
	S368= PC.Out=>IMMU.IEA                                      Premise(F202)
	S369= IMMU.IEA=addr+4                                       Path(S344,S368)
	S370= IMMU.Addr={pid,addr+4}                                IMMU-Search(S367,S369)
	S371= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S367,S369)
	S372= IMMU.Addr=>IAddrReg.In                                Premise(F203)
	S373= IAddrReg.In={pid,addr+4}                              Path(S370,S372)
	S374= IMMU.Hit=>IMMUHitReg.In                               Premise(F204)
	S375= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S371,S374)
	S376= PC.Out=>ICache.IEA                                    Premise(F205)
	S377= ICache.IEA=addr+4                                     Path(S344,S376)
	S378= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S377)
	S379= ICache.Out=>ICacheReg.In                              Premise(F206)
	S380= ICache.Hit=>ICacheHitReg.In                           Premise(F207)
	S381= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S378,S380)
	S382= IMMUHitReg.Out=>CU.IMemHit                            Premise(F208)
	S383= CU.IMemHit=IMMUHit(pid,addr)                          Path(S348,S382)
	S384= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F209)
	S385= CU.ICacheHit=ICacheHit(addr)                          Path(S351,S384)
	S386= IAddrReg.Out=>IMem.RAddr                              Premise(F210)
	S387= IMem.RAddr={pid,addr}                                 Path(S345,S386)
	S388= IMem.Out={31,rT,rA,rB,1943}                           IMem-Read(S387,S316)
	S389= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S387,S316)
	S390= IMem.Out=>IRMux.MemData                               Premise(F211)
	S391= IRMux.MemData={31,rT,rA,rB,1943}                      Path(S388,S390)
	S392= IRMux.Out={31,rT,rA,rB,1943}                          IRMux-Select(S391)
	S393= ICacheReg.Out=>IRMux.CacheData                        Premise(F212)
	S394= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F213)
	S395= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S348,S394)
	S396= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F214)
	S397= IRMux.CacheSel=ICacheHit(addr)                        Path(S351,S396)
	S398= IRMux.Out=>IR.In                                      Premise(F215)
	S399= IR.In={31,rT,rA,rB,1943}                              Path(S392,S398)
	S400= IMem.MEM8WordOut=>ICache.WData                        Premise(F216)
	S401= ICache.WData=IMemGet8Word({pid,addr})                 Path(S389,S400)
	S402= PC.Out=>ICache.IEA                                    Premise(F217)
	S403= IR.Out0_5=>CU.Op                                      Premise(F218)
	S404= CU.Op=31                                              Path(S354,S403)
	S405= IR.Out11_15=>GPRegs.RReg1                             Premise(F219)
	S406= GPRegs.RReg1=rA                                       Path(S356,S405)
	S407= GPRegs.Rdata1=a                                       GPRegs-Read(S406,S321)
	S408= IR.Out16_20=>GPRegs.RReg2                             Premise(F220)
	S409= GPRegs.RReg2=rB                                       Path(S357,S408)
	S410= GPRegs.Rdata2=b                                       GPRegs-Read(S409,S322)
	S411= IR.Out21_31=>CU.IRFunc                                Premise(F221)
	S412= CU.IRFunc=1943                                        Path(S358,S411)
	S413= CU.Func=mdu_divu                                      CU(S404,S412)
	S414= GPRegs.Rdata1=>A.In                                   Premise(F222)
	S415= A.In=a                                                Path(S407,S414)
	S416= GPRegs.Rdata2=>B.In                                   Premise(F223)
	S417= B.In=b                                                Path(S410,S416)
	S418= A.Out=>MDU.A                                          Premise(F224)
	S419= MDU.A=a                                               Path(S359,S418)
	S420= B.Out=>MDU.B                                          Premise(F225)
	S421= MDU.B=b                                               Path(S362,S420)
	S422= CU.Func=>MDU.Func                                     Premise(F226)
	S423= MDU.Func=mdu_divu                                     Path(S413,S422)
	S424= MDU.Out0_31=a/b                                       MDU(S419,S421)
	S425= MDU.hi=a%b                                            MDU(S419,S421)
	S426= MDU.CMP=Compare0(a/b)                                 MDU(S419,S421)
	S427= MDU.OV=OverFlow(a/b)                                  MDU(S419,S421)
	S428= MDU.Out0_31=>MDUOut.In                                Premise(F227)
	S429= MDUOut.In=a/b                                         Path(S424,S428)
	S430= XER.SOOut=>ORGate.A                                   Premise(F228)
	S431= ORGate.A=so                                           Path(S365,S430)
	S432= MDU.OV=>ORGate.B                                      Premise(F229)
	S433= ORGate.B=OverFlow(a/b)                                Path(S427,S432)
	S434= ORGate.Out=so|OverFlow(a/b)                           ORGate(S431,S433)
	S435= MDU.OV=>OVReg.In                                      Premise(F230)
	S436= OVReg.In=OverFlow(a/b)                                Path(S427,S435)
	S437= MDU.CMP=>DataCmb.A                                    Premise(F231)
	S438= DataCmb.A=Compare0(a/b)                               Path(S426,S437)
	S439= ORGate.Out=>DataCmb.B                                 Premise(F232)
	S440= DataCmb.B=so|OverFlow(a/b)                            Path(S434,S439)
	S441= DataCmb.Out={Compare0(a/b),so|OverFlow(a/b)}          DataCmb(S438,S440)
	S442= ORGate.Out=>DR1bit.In                                 Premise(F233)
	S443= DR1bit.In=so|OverFlow(a/b)                            Path(S434,S442)
	S444= DataCmb.Out=>DR4bit.In                                Premise(F234)
	S445= DR4bit.In={Compare0(a/b),so|OverFlow(a/b)}            Path(S441,S444)
	S446= IR.Out6_10=>GPRegs.WReg                               Premise(F235)
	S447= GPRegs.WReg=rT                                        Path(S355,S446)
	S448= MDUOut.Out=>GPRegs.WData                              Premise(F236)
	S449= DR4bit.Out=>CRRegs.CR0In                              Premise(F237)
	S450= DR1bit.Out=>XER.SOIn                                  Premise(F238)
	S451= OVReg.Out=>XER.OVIn                                   Premise(F239)
	S452= CtrlPIDReg=0                                          Premise(F240)
	S453= [PIDReg]=pid                                          PIDReg-Hold(S300,S452)
	S454= CtrlIMMU=0                                            Premise(F241)
	S455= CtrlPC=0                                              Premise(F242)
	S456= CtrlPCInc=0                                           Premise(F243)
	S457= PC[CIA]=addr                                          PC-Hold(S304,S456)
	S458= PC[Out]=addr+4                                        PC-Hold(S305,S455,S456)
	S459= CtrlIAddrReg=0                                        Premise(F244)
	S460= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S307,S459)
	S461= CtrlIMMUHitReg=0                                      Premise(F245)
	S462= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S309,S461)
	S463= CtrlICache=0                                          Premise(F246)
	S464= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S311,S463)
	S465= CtrlICacheReg=0                                       Premise(F247)
	S466= CtrlICacheHitReg=0                                    Premise(F248)
	S467= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S314,S466)
	S468= CtrlIMem=0                                            Premise(F249)
	S469= IMem[{pid,addr}]={31,rT,rA,rB,1943}                   IMem-Hold(S316,S468)
	S470= CtrlIRMux=0                                           Premise(F250)
	S471= CtrlIR=0                                              Premise(F251)
	S472= [IR]={31,rT,rA,rB,1943}                               IR-Hold(S319,S471)
	S473= CtrlGPRegs=0                                          Premise(F252)
	S474= GPRegs[rA]=a                                          GPRegs-Hold(S321,S473)
	S475= GPRegs[rB]=b                                          GPRegs-Hold(S322,S473)
	S476= CtrlA=0                                               Premise(F253)
	S477= [A]=a                                                 A-Hold(S324,S476)
	S478= CtrlB=0                                               Premise(F254)
	S479= [B]=b                                                 B-Hold(S326,S478)
	S480= CtrlMDUOut=1                                          Premise(F255)
	S481= [MDUOut]=a/b                                          MDUOut-Write(S429,S480)
	S482= CtrlXERSO=0                                           Premise(F256)
	S483= XER[SO]=so                                            XER-SO-Hold(S329,S482)
	S484= CtrlXEROV=0                                           Premise(F257)
	S485= CtrlXERCA=0                                           Premise(F258)
	S486= CtrlOVReg=1                                           Premise(F259)
	S487= [OVReg]=OverFlow(a/b)                                 OVReg-Write(S436,S486)
	S488= CtrlDR1bit=1                                          Premise(F260)
	S489= [DR1bit]=so|OverFlow(a/b)                             DR1bit-Write(S443,S488)
	S490= CtrlDR4bit=1                                          Premise(F261)
	S491= [DR4bit]={Compare0(a/b),so|OverFlow(a/b)}             DR4bit-Write(S445,S490)
	S492= CtrlCRRegs=0                                          Premise(F262)
	S493= CtrlCRRegsCR0=0                                       Premise(F263)
	S494= CtrlCRRegsW4bitRegs=0                                 Premise(F264)
	S495= CtrlCRRegsW1bitRegs=0                                 Premise(F265)

MEM	S496= PIDReg.Out=pid                                        PIDReg-Out(S453)
	S497= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S453)
	S498= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S453)
	S499= PC.CIA=addr                                           PC-Out(S457)
	S500= PC.CIA31_28=addr[31:28]                               PC-Out(S457)
	S501= PC.Out=addr+4                                         PC-Out(S458)
	S502= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S460)
	S503= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S460)
	S504= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S460)
	S505= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S462)
	S506= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S462)
	S507= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S462)
	S508= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S467)
	S509= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S467)
	S510= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S467)
	S511= IR.Out0_5=31                                          IR-Out(S472)
	S512= IR.Out6_10=rT                                         IR-Out(S472)
	S513= IR.Out11_15=rA                                        IR-Out(S472)
	S514= IR.Out16_20=rB                                        IR-Out(S472)
	S515= IR.Out21_31=1943                                      IR-Out(S472)
	S516= A.Out=a                                               A-Out(S477)
	S517= A.Out26_31=a[26:31]                                   A-Out(S477)
	S518= A.Out30_31=a[30:31]                                   A-Out(S477)
	S519= B.Out=b                                               B-Out(S479)
	S520= B.Out26_31=b[26:31]                                   B-Out(S479)
	S521= B.Out30_31=b[30:31]                                   B-Out(S479)
	S522= MDUOut.Out=a/b                                        MDUOut-Out(S481)
	S523= MDUOut.Out26_31=a/b[26:31]                            MDUOut-Out(S481)
	S524= MDUOut.Out30_31=a/b[30:31]                            MDUOut-Out(S481)
	S525= XER.SOOut=so                                          XER-SO-Out(S483)
	S526= OVReg.Out=OverFlow(a/b)                               OVReg-Out(S487)
	S527= OVReg.Out26_31=OverFlow(a/b)[26:31]                   OVReg-Out(S487)
	S528= OVReg.Out30_31=OverFlow(a/b)[30:31]                   OVReg-Out(S487)
	S529= DR1bit.Out=so|OverFlow(a/b)                           DR1bit-Out(S489)
	S530= DR1bit.Out26_31=so|OverFlow(a/b)[26:31]               DR1bit-Out(S489)
	S531= DR1bit.Out30_31=so|OverFlow(a/b)[30:31]               DR1bit-Out(S489)
	S532= DR4bit.Out={Compare0(a/b),so|OverFlow(a/b)}           DR4bit-Out(S491)
	S533= DR4bit.Out26_31={Compare0(a/b),so|OverFlow(a/b)}[26:31]DR4bit-Out(S491)
	S534= DR4bit.Out30_31={Compare0(a/b),so|OverFlow(a/b)}[30:31]DR4bit-Out(S491)
	S535= PIDReg.Out=>IMMU.PID                                  Premise(F266)
	S536= IMMU.PID=pid                                          Path(S496,S535)
	S537= PC.Out=>IMMU.IEA                                      Premise(F267)
	S538= IMMU.IEA=addr+4                                       Path(S501,S537)
	S539= IMMU.Addr={pid,addr+4}                                IMMU-Search(S536,S538)
	S540= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S536,S538)
	S541= IMMU.Addr=>IAddrReg.In                                Premise(F268)
	S542= IAddrReg.In={pid,addr+4}                              Path(S539,S541)
	S543= IMMU.Hit=>IMMUHitReg.In                               Premise(F269)
	S544= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S540,S543)
	S545= PC.Out=>ICache.IEA                                    Premise(F270)
	S546= ICache.IEA=addr+4                                     Path(S501,S545)
	S547= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S546)
	S548= ICache.Out=>ICacheReg.In                              Premise(F271)
	S549= ICache.Hit=>ICacheHitReg.In                           Premise(F272)
	S550= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S547,S549)
	S551= IMMUHitReg.Out=>CU.IMemHit                            Premise(F273)
	S552= CU.IMemHit=IMMUHit(pid,addr)                          Path(S505,S551)
	S553= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F274)
	S554= CU.ICacheHit=ICacheHit(addr)                          Path(S508,S553)
	S555= IAddrReg.Out=>IMem.RAddr                              Premise(F275)
	S556= IMem.RAddr={pid,addr}                                 Path(S502,S555)
	S557= IMem.Out={31,rT,rA,rB,1943}                           IMem-Read(S556,S469)
	S558= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S556,S469)
	S559= IMem.Out=>IRMux.MemData                               Premise(F276)
	S560= IRMux.MemData={31,rT,rA,rB,1943}                      Path(S557,S559)
	S561= IRMux.Out={31,rT,rA,rB,1943}                          IRMux-Select(S560)
	S562= ICacheReg.Out=>IRMux.CacheData                        Premise(F277)
	S563= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F278)
	S564= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S505,S563)
	S565= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F279)
	S566= IRMux.CacheSel=ICacheHit(addr)                        Path(S508,S565)
	S567= IRMux.Out=>IR.In                                      Premise(F280)
	S568= IR.In={31,rT,rA,rB,1943}                              Path(S561,S567)
	S569= IMem.MEM8WordOut=>ICache.WData                        Premise(F281)
	S570= ICache.WData=IMemGet8Word({pid,addr})                 Path(S558,S569)
	S571= PC.Out=>ICache.IEA                                    Premise(F282)
	S572= IR.Out0_5=>CU.Op                                      Premise(F283)
	S573= CU.Op=31                                              Path(S511,S572)
	S574= IR.Out11_15=>GPRegs.RReg1                             Premise(F284)
	S575= GPRegs.RReg1=rA                                       Path(S513,S574)
	S576= GPRegs.Rdata1=a                                       GPRegs-Read(S575,S474)
	S577= IR.Out16_20=>GPRegs.RReg2                             Premise(F285)
	S578= GPRegs.RReg2=rB                                       Path(S514,S577)
	S579= GPRegs.Rdata2=b                                       GPRegs-Read(S578,S475)
	S580= IR.Out21_31=>CU.IRFunc                                Premise(F286)
	S581= CU.IRFunc=1943                                        Path(S515,S580)
	S582= CU.Func=mdu_divu                                      CU(S573,S581)
	S583= GPRegs.Rdata1=>A.In                                   Premise(F287)
	S584= A.In=a                                                Path(S576,S583)
	S585= GPRegs.Rdata2=>B.In                                   Premise(F288)
	S586= B.In=b                                                Path(S579,S585)
	S587= A.Out=>MDU.A                                          Premise(F289)
	S588= MDU.A=a                                               Path(S516,S587)
	S589= B.Out=>MDU.B                                          Premise(F290)
	S590= MDU.B=b                                               Path(S519,S589)
	S591= CU.Func=>MDU.Func                                     Premise(F291)
	S592= MDU.Func=mdu_divu                                     Path(S582,S591)
	S593= MDU.Out0_31=a/b                                       MDU(S588,S590)
	S594= MDU.hi=a%b                                            MDU(S588,S590)
	S595= MDU.CMP=Compare0(a/b)                                 MDU(S588,S590)
	S596= MDU.OV=OverFlow(a/b)                                  MDU(S588,S590)
	S597= MDU.Out0_31=>MDUOut.In                                Premise(F292)
	S598= MDUOut.In=a/b                                         Path(S593,S597)
	S599= XER.SOOut=>ORGate.A                                   Premise(F293)
	S600= ORGate.A=so                                           Path(S525,S599)
	S601= MDU.OV=>ORGate.B                                      Premise(F294)
	S602= ORGate.B=OverFlow(a/b)                                Path(S596,S601)
	S603= ORGate.Out=so|OverFlow(a/b)                           ORGate(S600,S602)
	S604= MDU.OV=>OVReg.In                                      Premise(F295)
	S605= OVReg.In=OverFlow(a/b)                                Path(S596,S604)
	S606= MDU.CMP=>DataCmb.A                                    Premise(F296)
	S607= DataCmb.A=Compare0(a/b)                               Path(S595,S606)
	S608= ORGate.Out=>DataCmb.B                                 Premise(F297)
	S609= DataCmb.B=so|OverFlow(a/b)                            Path(S603,S608)
	S610= DataCmb.Out={Compare0(a/b),so|OverFlow(a/b)}          DataCmb(S607,S609)
	S611= ORGate.Out=>DR1bit.In                                 Premise(F298)
	S612= DR1bit.In=so|OverFlow(a/b)                            Path(S603,S611)
	S613= DataCmb.Out=>DR4bit.In                                Premise(F299)
	S614= DR4bit.In={Compare0(a/b),so|OverFlow(a/b)}            Path(S610,S613)
	S615= IR.Out6_10=>GPRegs.WReg                               Premise(F300)
	S616= GPRegs.WReg=rT                                        Path(S512,S615)
	S617= MDUOut.Out=>GPRegs.WData                              Premise(F301)
	S618= GPRegs.WData=a/b                                      Path(S522,S617)
	S619= DR4bit.Out=>CRRegs.CR0In                              Premise(F302)
	S620= CRRegs.CR0In={Compare0(a/b),so|OverFlow(a/b)}         Path(S532,S619)
	S621= DR1bit.Out=>XER.SOIn                                  Premise(F303)
	S622= XER.SOIn=so|OverFlow(a/b)                             Path(S529,S621)
	S623= OVReg.Out=>XER.OVIn                                   Premise(F304)
	S624= XER.OVIn=OverFlow(a/b)                                Path(S526,S623)
	S625= CtrlPIDReg=0                                          Premise(F305)
	S626= [PIDReg]=pid                                          PIDReg-Hold(S453,S625)
	S627= CtrlIMMU=0                                            Premise(F306)
	S628= CtrlPC=0                                              Premise(F307)
	S629= CtrlPCInc=0                                           Premise(F308)
	S630= PC[CIA]=addr                                          PC-Hold(S457,S629)
	S631= PC[Out]=addr+4                                        PC-Hold(S458,S628,S629)
	S632= CtrlIAddrReg=0                                        Premise(F309)
	S633= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S460,S632)
	S634= CtrlIMMUHitReg=0                                      Premise(F310)
	S635= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S462,S634)
	S636= CtrlICache=0                                          Premise(F311)
	S637= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S464,S636)
	S638= CtrlICacheReg=0                                       Premise(F312)
	S639= CtrlICacheHitReg=0                                    Premise(F313)
	S640= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S467,S639)
	S641= CtrlIMem=0                                            Premise(F314)
	S642= IMem[{pid,addr}]={31,rT,rA,rB,1943}                   IMem-Hold(S469,S641)
	S643= CtrlIRMux=0                                           Premise(F315)
	S644= CtrlIR=0                                              Premise(F316)
	S645= [IR]={31,rT,rA,rB,1943}                               IR-Hold(S472,S644)
	S646= CtrlGPRegs=0                                          Premise(F317)
	S647= GPRegs[rA]=a                                          GPRegs-Hold(S474,S646)
	S648= GPRegs[rB]=b                                          GPRegs-Hold(S475,S646)
	S649= CtrlA=0                                               Premise(F318)
	S650= [A]=a                                                 A-Hold(S477,S649)
	S651= CtrlB=0                                               Premise(F319)
	S652= [B]=b                                                 B-Hold(S479,S651)
	S653= CtrlMDUOut=0                                          Premise(F320)
	S654= [MDUOut]=a/b                                          MDUOut-Hold(S481,S653)
	S655= CtrlXERSO=0                                           Premise(F321)
	S656= XER[SO]=so                                            XER-SO-Hold(S483,S655)
	S657= CtrlXEROV=0                                           Premise(F322)
	S658= CtrlXERCA=0                                           Premise(F323)
	S659= CtrlOVReg=0                                           Premise(F324)
	S660= [OVReg]=OverFlow(a/b)                                 OVReg-Hold(S487,S659)
	S661= CtrlDR1bit=0                                          Premise(F325)
	S662= [DR1bit]=so|OverFlow(a/b)                             DR1bit-Hold(S489,S661)
	S663= CtrlDR4bit=0                                          Premise(F326)
	S664= [DR4bit]={Compare0(a/b),so|OverFlow(a/b)}             DR4bit-Hold(S491,S663)
	S665= CtrlCRRegs=0                                          Premise(F327)
	S666= CtrlCRRegsCR0=0                                       Premise(F328)
	S667= CtrlCRRegsW4bitRegs=0                                 Premise(F329)
	S668= CtrlCRRegsW1bitRegs=0                                 Premise(F330)

DMMU1	S669= PIDReg.Out=pid                                        PIDReg-Out(S626)
	S670= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S626)
	S671= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S626)
	S672= PC.CIA=addr                                           PC-Out(S630)
	S673= PC.CIA31_28=addr[31:28]                               PC-Out(S630)
	S674= PC.Out=addr+4                                         PC-Out(S631)
	S675= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S633)
	S676= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S633)
	S677= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S633)
	S678= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S635)
	S679= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S635)
	S680= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S635)
	S681= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S640)
	S682= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S640)
	S683= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S640)
	S684= IR.Out0_5=31                                          IR-Out(S645)
	S685= IR.Out6_10=rT                                         IR-Out(S645)
	S686= IR.Out11_15=rA                                        IR-Out(S645)
	S687= IR.Out16_20=rB                                        IR-Out(S645)
	S688= IR.Out21_31=1943                                      IR-Out(S645)
	S689= A.Out=a                                               A-Out(S650)
	S690= A.Out26_31=a[26:31]                                   A-Out(S650)
	S691= A.Out30_31=a[30:31]                                   A-Out(S650)
	S692= B.Out=b                                               B-Out(S652)
	S693= B.Out26_31=b[26:31]                                   B-Out(S652)
	S694= B.Out30_31=b[30:31]                                   B-Out(S652)
	S695= MDUOut.Out=a/b                                        MDUOut-Out(S654)
	S696= MDUOut.Out26_31=a/b[26:31]                            MDUOut-Out(S654)
	S697= MDUOut.Out30_31=a/b[30:31]                            MDUOut-Out(S654)
	S698= XER.SOOut=so                                          XER-SO-Out(S656)
	S699= OVReg.Out=OverFlow(a/b)                               OVReg-Out(S660)
	S700= OVReg.Out26_31=OverFlow(a/b)[26:31]                   OVReg-Out(S660)
	S701= OVReg.Out30_31=OverFlow(a/b)[30:31]                   OVReg-Out(S660)
	S702= DR1bit.Out=so|OverFlow(a/b)                           DR1bit-Out(S662)
	S703= DR1bit.Out26_31=so|OverFlow(a/b)[26:31]               DR1bit-Out(S662)
	S704= DR1bit.Out30_31=so|OverFlow(a/b)[30:31]               DR1bit-Out(S662)
	S705= DR4bit.Out={Compare0(a/b),so|OverFlow(a/b)}           DR4bit-Out(S664)
	S706= DR4bit.Out26_31={Compare0(a/b),so|OverFlow(a/b)}[26:31]DR4bit-Out(S664)
	S707= DR4bit.Out30_31={Compare0(a/b),so|OverFlow(a/b)}[30:31]DR4bit-Out(S664)
	S708= PIDReg.Out=>IMMU.PID                                  Premise(F331)
	S709= IMMU.PID=pid                                          Path(S669,S708)
	S710= PC.Out=>IMMU.IEA                                      Premise(F332)
	S711= IMMU.IEA=addr+4                                       Path(S674,S710)
	S712= IMMU.Addr={pid,addr+4}                                IMMU-Search(S709,S711)
	S713= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S709,S711)
	S714= IMMU.Addr=>IAddrReg.In                                Premise(F333)
	S715= IAddrReg.In={pid,addr+4}                              Path(S712,S714)
	S716= IMMU.Hit=>IMMUHitReg.In                               Premise(F334)
	S717= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S713,S716)
	S718= PC.Out=>ICache.IEA                                    Premise(F335)
	S719= ICache.IEA=addr+4                                     Path(S674,S718)
	S720= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S719)
	S721= ICache.Out=>ICacheReg.In                              Premise(F336)
	S722= ICache.Hit=>ICacheHitReg.In                           Premise(F337)
	S723= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S720,S722)
	S724= IMMUHitReg.Out=>CU.IMemHit                            Premise(F338)
	S725= CU.IMemHit=IMMUHit(pid,addr)                          Path(S678,S724)
	S726= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F339)
	S727= CU.ICacheHit=ICacheHit(addr)                          Path(S681,S726)
	S728= IAddrReg.Out=>IMem.RAddr                              Premise(F340)
	S729= IMem.RAddr={pid,addr}                                 Path(S675,S728)
	S730= IMem.Out={31,rT,rA,rB,1943}                           IMem-Read(S729,S642)
	S731= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S729,S642)
	S732= IMem.Out=>IRMux.MemData                               Premise(F341)
	S733= IRMux.MemData={31,rT,rA,rB,1943}                      Path(S730,S732)
	S734= IRMux.Out={31,rT,rA,rB,1943}                          IRMux-Select(S733)
	S735= ICacheReg.Out=>IRMux.CacheData                        Premise(F342)
	S736= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F343)
	S737= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S678,S736)
	S738= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F344)
	S739= IRMux.CacheSel=ICacheHit(addr)                        Path(S681,S738)
	S740= IRMux.Out=>IR.In                                      Premise(F345)
	S741= IR.In={31,rT,rA,rB,1943}                              Path(S734,S740)
	S742= IMem.MEM8WordOut=>ICache.WData                        Premise(F346)
	S743= ICache.WData=IMemGet8Word({pid,addr})                 Path(S731,S742)
	S744= PC.Out=>ICache.IEA                                    Premise(F347)
	S745= IR.Out0_5=>CU.Op                                      Premise(F348)
	S746= CU.Op=31                                              Path(S684,S745)
	S747= IR.Out11_15=>GPRegs.RReg1                             Premise(F349)
	S748= GPRegs.RReg1=rA                                       Path(S686,S747)
	S749= GPRegs.Rdata1=a                                       GPRegs-Read(S748,S647)
	S750= IR.Out16_20=>GPRegs.RReg2                             Premise(F350)
	S751= GPRegs.RReg2=rB                                       Path(S687,S750)
	S752= GPRegs.Rdata2=b                                       GPRegs-Read(S751,S648)
	S753= IR.Out21_31=>CU.IRFunc                                Premise(F351)
	S754= CU.IRFunc=1943                                        Path(S688,S753)
	S755= CU.Func=mdu_divu                                      CU(S746,S754)
	S756= GPRegs.Rdata1=>A.In                                   Premise(F352)
	S757= A.In=a                                                Path(S749,S756)
	S758= GPRegs.Rdata2=>B.In                                   Premise(F353)
	S759= B.In=b                                                Path(S752,S758)
	S760= A.Out=>MDU.A                                          Premise(F354)
	S761= MDU.A=a                                               Path(S689,S760)
	S762= B.Out=>MDU.B                                          Premise(F355)
	S763= MDU.B=b                                               Path(S692,S762)
	S764= CU.Func=>MDU.Func                                     Premise(F356)
	S765= MDU.Func=mdu_divu                                     Path(S755,S764)
	S766= MDU.Out0_31=a/b                                       MDU(S761,S763)
	S767= MDU.hi=a%b                                            MDU(S761,S763)
	S768= MDU.CMP=Compare0(a/b)                                 MDU(S761,S763)
	S769= MDU.OV=OverFlow(a/b)                                  MDU(S761,S763)
	S770= MDU.Out0_31=>MDUOut.In                                Premise(F357)
	S771= MDUOut.In=a/b                                         Path(S766,S770)
	S772= XER.SOOut=>ORGate.A                                   Premise(F358)
	S773= ORGate.A=so                                           Path(S698,S772)
	S774= MDU.OV=>ORGate.B                                      Premise(F359)
	S775= ORGate.B=OverFlow(a/b)                                Path(S769,S774)
	S776= ORGate.Out=so|OverFlow(a/b)                           ORGate(S773,S775)
	S777= MDU.OV=>OVReg.In                                      Premise(F360)
	S778= OVReg.In=OverFlow(a/b)                                Path(S769,S777)
	S779= MDU.CMP=>DataCmb.A                                    Premise(F361)
	S780= DataCmb.A=Compare0(a/b)                               Path(S768,S779)
	S781= ORGate.Out=>DataCmb.B                                 Premise(F362)
	S782= DataCmb.B=so|OverFlow(a/b)                            Path(S776,S781)
	S783= DataCmb.Out={Compare0(a/b),so|OverFlow(a/b)}          DataCmb(S780,S782)
	S784= ORGate.Out=>DR1bit.In                                 Premise(F363)
	S785= DR1bit.In=so|OverFlow(a/b)                            Path(S776,S784)
	S786= DataCmb.Out=>DR4bit.In                                Premise(F364)
	S787= DR4bit.In={Compare0(a/b),so|OverFlow(a/b)}            Path(S783,S786)
	S788= IR.Out6_10=>GPRegs.WReg                               Premise(F365)
	S789= GPRegs.WReg=rT                                        Path(S685,S788)
	S790= MDUOut.Out=>GPRegs.WData                              Premise(F366)
	S791= GPRegs.WData=a/b                                      Path(S695,S790)
	S792= DR4bit.Out=>CRRegs.CR0In                              Premise(F367)
	S793= CRRegs.CR0In={Compare0(a/b),so|OverFlow(a/b)}         Path(S705,S792)
	S794= DR1bit.Out=>XER.SOIn                                  Premise(F368)
	S795= XER.SOIn=so|OverFlow(a/b)                             Path(S702,S794)
	S796= OVReg.Out=>XER.OVIn                                   Premise(F369)
	S797= XER.OVIn=OverFlow(a/b)                                Path(S699,S796)
	S798= CtrlPIDReg=0                                          Premise(F370)
	S799= [PIDReg]=pid                                          PIDReg-Hold(S626,S798)
	S800= CtrlIMMU=0                                            Premise(F371)
	S801= CtrlPC=0                                              Premise(F372)
	S802= CtrlPCInc=0                                           Premise(F373)
	S803= PC[CIA]=addr                                          PC-Hold(S630,S802)
	S804= PC[Out]=addr+4                                        PC-Hold(S631,S801,S802)
	S805= CtrlIAddrReg=0                                        Premise(F374)
	S806= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S633,S805)
	S807= CtrlIMMUHitReg=0                                      Premise(F375)
	S808= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S635,S807)
	S809= CtrlICache=0                                          Premise(F376)
	S810= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S637,S809)
	S811= CtrlICacheReg=0                                       Premise(F377)
	S812= CtrlICacheHitReg=0                                    Premise(F378)
	S813= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S640,S812)
	S814= CtrlIMem=0                                            Premise(F379)
	S815= IMem[{pid,addr}]={31,rT,rA,rB,1943}                   IMem-Hold(S642,S814)
	S816= CtrlIRMux=0                                           Premise(F380)
	S817= CtrlIR=0                                              Premise(F381)
	S818= [IR]={31,rT,rA,rB,1943}                               IR-Hold(S645,S817)
	S819= CtrlGPRegs=0                                          Premise(F382)
	S820= GPRegs[rA]=a                                          GPRegs-Hold(S647,S819)
	S821= GPRegs[rB]=b                                          GPRegs-Hold(S648,S819)
	S822= CtrlA=0                                               Premise(F383)
	S823= [A]=a                                                 A-Hold(S650,S822)
	S824= CtrlB=0                                               Premise(F384)
	S825= [B]=b                                                 B-Hold(S652,S824)
	S826= CtrlMDUOut=0                                          Premise(F385)
	S827= [MDUOut]=a/b                                          MDUOut-Hold(S654,S826)
	S828= CtrlXERSO=0                                           Premise(F386)
	S829= XER[SO]=so                                            XER-SO-Hold(S656,S828)
	S830= CtrlXEROV=0                                           Premise(F387)
	S831= CtrlXERCA=0                                           Premise(F388)
	S832= CtrlOVReg=0                                           Premise(F389)
	S833= [OVReg]=OverFlow(a/b)                                 OVReg-Hold(S660,S832)
	S834= CtrlDR1bit=0                                          Premise(F390)
	S835= [DR1bit]=so|OverFlow(a/b)                             DR1bit-Hold(S662,S834)
	S836= CtrlDR4bit=0                                          Premise(F391)
	S837= [DR4bit]={Compare0(a/b),so|OverFlow(a/b)}             DR4bit-Hold(S664,S836)
	S838= CtrlCRRegs=0                                          Premise(F392)
	S839= CtrlCRRegsCR0=0                                       Premise(F393)
	S840= CtrlCRRegsW4bitRegs=0                                 Premise(F394)
	S841= CtrlCRRegsW1bitRegs=0                                 Premise(F395)

DMMU2	S842= PIDReg.Out=pid                                        PIDReg-Out(S799)
	S843= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S799)
	S844= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S799)
	S845= PC.CIA=addr                                           PC-Out(S803)
	S846= PC.CIA31_28=addr[31:28]                               PC-Out(S803)
	S847= PC.Out=addr+4                                         PC-Out(S804)
	S848= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S806)
	S849= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S806)
	S850= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S806)
	S851= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S808)
	S852= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S808)
	S853= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S808)
	S854= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S813)
	S855= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S813)
	S856= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S813)
	S857= IR.Out0_5=31                                          IR-Out(S818)
	S858= IR.Out6_10=rT                                         IR-Out(S818)
	S859= IR.Out11_15=rA                                        IR-Out(S818)
	S860= IR.Out16_20=rB                                        IR-Out(S818)
	S861= IR.Out21_31=1943                                      IR-Out(S818)
	S862= A.Out=a                                               A-Out(S823)
	S863= A.Out26_31=a[26:31]                                   A-Out(S823)
	S864= A.Out30_31=a[30:31]                                   A-Out(S823)
	S865= B.Out=b                                               B-Out(S825)
	S866= B.Out26_31=b[26:31]                                   B-Out(S825)
	S867= B.Out30_31=b[30:31]                                   B-Out(S825)
	S868= MDUOut.Out=a/b                                        MDUOut-Out(S827)
	S869= MDUOut.Out26_31=a/b[26:31]                            MDUOut-Out(S827)
	S870= MDUOut.Out30_31=a/b[30:31]                            MDUOut-Out(S827)
	S871= XER.SOOut=so                                          XER-SO-Out(S829)
	S872= OVReg.Out=OverFlow(a/b)                               OVReg-Out(S833)
	S873= OVReg.Out26_31=OverFlow(a/b)[26:31]                   OVReg-Out(S833)
	S874= OVReg.Out30_31=OverFlow(a/b)[30:31]                   OVReg-Out(S833)
	S875= DR1bit.Out=so|OverFlow(a/b)                           DR1bit-Out(S835)
	S876= DR1bit.Out26_31=so|OverFlow(a/b)[26:31]               DR1bit-Out(S835)
	S877= DR1bit.Out30_31=so|OverFlow(a/b)[30:31]               DR1bit-Out(S835)
	S878= DR4bit.Out={Compare0(a/b),so|OverFlow(a/b)}           DR4bit-Out(S837)
	S879= DR4bit.Out26_31={Compare0(a/b),so|OverFlow(a/b)}[26:31]DR4bit-Out(S837)
	S880= DR4bit.Out30_31={Compare0(a/b),so|OverFlow(a/b)}[30:31]DR4bit-Out(S837)
	S881= PIDReg.Out=>IMMU.PID                                  Premise(F396)
	S882= IMMU.PID=pid                                          Path(S842,S881)
	S883= PC.Out=>IMMU.IEA                                      Premise(F397)
	S884= IMMU.IEA=addr+4                                       Path(S847,S883)
	S885= IMMU.Addr={pid,addr+4}                                IMMU-Search(S882,S884)
	S886= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S882,S884)
	S887= IMMU.Addr=>IAddrReg.In                                Premise(F398)
	S888= IAddrReg.In={pid,addr+4}                              Path(S885,S887)
	S889= IMMU.Hit=>IMMUHitReg.In                               Premise(F399)
	S890= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S886,S889)
	S891= PC.Out=>ICache.IEA                                    Premise(F400)
	S892= ICache.IEA=addr+4                                     Path(S847,S891)
	S893= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S892)
	S894= ICache.Out=>ICacheReg.In                              Premise(F401)
	S895= ICache.Hit=>ICacheHitReg.In                           Premise(F402)
	S896= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S893,S895)
	S897= IMMUHitReg.Out=>CU.IMemHit                            Premise(F403)
	S898= CU.IMemHit=IMMUHit(pid,addr)                          Path(S851,S897)
	S899= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F404)
	S900= CU.ICacheHit=ICacheHit(addr)                          Path(S854,S899)
	S901= IAddrReg.Out=>IMem.RAddr                              Premise(F405)
	S902= IMem.RAddr={pid,addr}                                 Path(S848,S901)
	S903= IMem.Out={31,rT,rA,rB,1943}                           IMem-Read(S902,S815)
	S904= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S902,S815)
	S905= IMem.Out=>IRMux.MemData                               Premise(F406)
	S906= IRMux.MemData={31,rT,rA,rB,1943}                      Path(S903,S905)
	S907= IRMux.Out={31,rT,rA,rB,1943}                          IRMux-Select(S906)
	S908= ICacheReg.Out=>IRMux.CacheData                        Premise(F407)
	S909= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F408)
	S910= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S851,S909)
	S911= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F409)
	S912= IRMux.CacheSel=ICacheHit(addr)                        Path(S854,S911)
	S913= IRMux.Out=>IR.In                                      Premise(F410)
	S914= IR.In={31,rT,rA,rB,1943}                              Path(S907,S913)
	S915= IMem.MEM8WordOut=>ICache.WData                        Premise(F411)
	S916= ICache.WData=IMemGet8Word({pid,addr})                 Path(S904,S915)
	S917= PC.Out=>ICache.IEA                                    Premise(F412)
	S918= IR.Out0_5=>CU.Op                                      Premise(F413)
	S919= CU.Op=31                                              Path(S857,S918)
	S920= IR.Out11_15=>GPRegs.RReg1                             Premise(F414)
	S921= GPRegs.RReg1=rA                                       Path(S859,S920)
	S922= GPRegs.Rdata1=a                                       GPRegs-Read(S921,S820)
	S923= IR.Out16_20=>GPRegs.RReg2                             Premise(F415)
	S924= GPRegs.RReg2=rB                                       Path(S860,S923)
	S925= GPRegs.Rdata2=b                                       GPRegs-Read(S924,S821)
	S926= IR.Out21_31=>CU.IRFunc                                Premise(F416)
	S927= CU.IRFunc=1943                                        Path(S861,S926)
	S928= CU.Func=mdu_divu                                      CU(S919,S927)
	S929= GPRegs.Rdata1=>A.In                                   Premise(F417)
	S930= A.In=a                                                Path(S922,S929)
	S931= GPRegs.Rdata2=>B.In                                   Premise(F418)
	S932= B.In=b                                                Path(S925,S931)
	S933= A.Out=>MDU.A                                          Premise(F419)
	S934= MDU.A=a                                               Path(S862,S933)
	S935= B.Out=>MDU.B                                          Premise(F420)
	S936= MDU.B=b                                               Path(S865,S935)
	S937= CU.Func=>MDU.Func                                     Premise(F421)
	S938= MDU.Func=mdu_divu                                     Path(S928,S937)
	S939= MDU.Out0_31=a/b                                       MDU(S934,S936)
	S940= MDU.hi=a%b                                            MDU(S934,S936)
	S941= MDU.CMP=Compare0(a/b)                                 MDU(S934,S936)
	S942= MDU.OV=OverFlow(a/b)                                  MDU(S934,S936)
	S943= MDU.Out0_31=>MDUOut.In                                Premise(F422)
	S944= MDUOut.In=a/b                                         Path(S939,S943)
	S945= XER.SOOut=>ORGate.A                                   Premise(F423)
	S946= ORGate.A=so                                           Path(S871,S945)
	S947= MDU.OV=>ORGate.B                                      Premise(F424)
	S948= ORGate.B=OverFlow(a/b)                                Path(S942,S947)
	S949= ORGate.Out=so|OverFlow(a/b)                           ORGate(S946,S948)
	S950= MDU.OV=>OVReg.In                                      Premise(F425)
	S951= OVReg.In=OverFlow(a/b)                                Path(S942,S950)
	S952= MDU.CMP=>DataCmb.A                                    Premise(F426)
	S953= DataCmb.A=Compare0(a/b)                               Path(S941,S952)
	S954= ORGate.Out=>DataCmb.B                                 Premise(F427)
	S955= DataCmb.B=so|OverFlow(a/b)                            Path(S949,S954)
	S956= DataCmb.Out={Compare0(a/b),so|OverFlow(a/b)}          DataCmb(S953,S955)
	S957= ORGate.Out=>DR1bit.In                                 Premise(F428)
	S958= DR1bit.In=so|OverFlow(a/b)                            Path(S949,S957)
	S959= DataCmb.Out=>DR4bit.In                                Premise(F429)
	S960= DR4bit.In={Compare0(a/b),so|OverFlow(a/b)}            Path(S956,S959)
	S961= IR.Out6_10=>GPRegs.WReg                               Premise(F430)
	S962= GPRegs.WReg=rT                                        Path(S858,S961)
	S963= MDUOut.Out=>GPRegs.WData                              Premise(F431)
	S964= GPRegs.WData=a/b                                      Path(S868,S963)
	S965= DR4bit.Out=>CRRegs.CR0In                              Premise(F432)
	S966= CRRegs.CR0In={Compare0(a/b),so|OverFlow(a/b)}         Path(S878,S965)
	S967= DR1bit.Out=>XER.SOIn                                  Premise(F433)
	S968= XER.SOIn=so|OverFlow(a/b)                             Path(S875,S967)
	S969= OVReg.Out=>XER.OVIn                                   Premise(F434)
	S970= XER.OVIn=OverFlow(a/b)                                Path(S872,S969)
	S971= CtrlPIDReg=0                                          Premise(F435)
	S972= [PIDReg]=pid                                          PIDReg-Hold(S799,S971)
	S973= CtrlIMMU=0                                            Premise(F436)
	S974= CtrlPC=0                                              Premise(F437)
	S975= CtrlPCInc=0                                           Premise(F438)
	S976= PC[CIA]=addr                                          PC-Hold(S803,S975)
	S977= PC[Out]=addr+4                                        PC-Hold(S804,S974,S975)
	S978= CtrlIAddrReg=0                                        Premise(F439)
	S979= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S806,S978)
	S980= CtrlIMMUHitReg=0                                      Premise(F440)
	S981= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S808,S980)
	S982= CtrlICache=0                                          Premise(F441)
	S983= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S810,S982)
	S984= CtrlICacheReg=0                                       Premise(F442)
	S985= CtrlICacheHitReg=0                                    Premise(F443)
	S986= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S813,S985)
	S987= CtrlIMem=0                                            Premise(F444)
	S988= IMem[{pid,addr}]={31,rT,rA,rB,1943}                   IMem-Hold(S815,S987)
	S989= CtrlIRMux=0                                           Premise(F445)
	S990= CtrlIR=0                                              Premise(F446)
	S991= [IR]={31,rT,rA,rB,1943}                               IR-Hold(S818,S990)
	S992= CtrlGPRegs=0                                          Premise(F447)
	S993= GPRegs[rA]=a                                          GPRegs-Hold(S820,S992)
	S994= GPRegs[rB]=b                                          GPRegs-Hold(S821,S992)
	S995= CtrlA=0                                               Premise(F448)
	S996= [A]=a                                                 A-Hold(S823,S995)
	S997= CtrlB=0                                               Premise(F449)
	S998= [B]=b                                                 B-Hold(S825,S997)
	S999= CtrlMDUOut=0                                          Premise(F450)
	S1000= [MDUOut]=a/b                                         MDUOut-Hold(S827,S999)
	S1001= CtrlXERSO=0                                          Premise(F451)
	S1002= XER[SO]=so                                           XER-SO-Hold(S829,S1001)
	S1003= CtrlXEROV=0                                          Premise(F452)
	S1004= CtrlXERCA=0                                          Premise(F453)
	S1005= CtrlOVReg=0                                          Premise(F454)
	S1006= [OVReg]=OverFlow(a/b)                                OVReg-Hold(S833,S1005)
	S1007= CtrlDR1bit=0                                         Premise(F455)
	S1008= [DR1bit]=so|OverFlow(a/b)                            DR1bit-Hold(S835,S1007)
	S1009= CtrlDR4bit=0                                         Premise(F456)
	S1010= [DR4bit]={Compare0(a/b),so|OverFlow(a/b)}            DR4bit-Hold(S837,S1009)
	S1011= CtrlCRRegs=0                                         Premise(F457)
	S1012= CtrlCRRegsCR0=0                                      Premise(F458)
	S1013= CtrlCRRegsW4bitRegs=0                                Premise(F459)
	S1014= CtrlCRRegsW1bitRegs=0                                Premise(F460)

WB	S1015= PIDReg.Out=pid                                       PIDReg-Out(S972)
	S1016= PIDReg.Out26_31=pid[26:31]                           PIDReg-Out(S972)
	S1017= PIDReg.Out30_31=pid[30:31]                           PIDReg-Out(S972)
	S1018= PC.CIA=addr                                          PC-Out(S976)
	S1019= PC.CIA31_28=addr[31:28]                              PC-Out(S976)
	S1020= PC.Out=addr+4                                        PC-Out(S977)
	S1021= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S979)
	S1022= IAddrReg.Out26_31={pid,addr}[26:31]                  IAddrReg-Out(S979)
	S1023= IAddrReg.Out30_31={pid,addr}[30:31]                  IAddrReg-Out(S979)
	S1024= IMMUHitReg.Out=IMMUHit(pid,addr)                     IMMUHitReg-Out(S981)
	S1025= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]         IMMUHitReg-Out(S981)
	S1026= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]         IMMUHitReg-Out(S981)
	S1027= ICacheHitReg.Out=ICacheHit(addr)                     ICacheHitReg-Out(S986)
	S1028= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]         ICacheHitReg-Out(S986)
	S1029= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]         ICacheHitReg-Out(S986)
	S1030= IR.Out0_5=31                                         IR-Out(S991)
	S1031= IR.Out6_10=rT                                        IR-Out(S991)
	S1032= IR.Out11_15=rA                                       IR-Out(S991)
	S1033= IR.Out16_20=rB                                       IR-Out(S991)
	S1034= IR.Out21_31=1943                                     IR-Out(S991)
	S1035= A.Out=a                                              A-Out(S996)
	S1036= A.Out26_31=a[26:31]                                  A-Out(S996)
	S1037= A.Out30_31=a[30:31]                                  A-Out(S996)
	S1038= B.Out=b                                              B-Out(S998)
	S1039= B.Out26_31=b[26:31]                                  B-Out(S998)
	S1040= B.Out30_31=b[30:31]                                  B-Out(S998)
	S1041= MDUOut.Out=a/b                                       MDUOut-Out(S1000)
	S1042= MDUOut.Out26_31=a/b[26:31]                           MDUOut-Out(S1000)
	S1043= MDUOut.Out30_31=a/b[30:31]                           MDUOut-Out(S1000)
	S1044= XER.SOOut=so                                         XER-SO-Out(S1002)
	S1045= OVReg.Out=OverFlow(a/b)                              OVReg-Out(S1006)
	S1046= OVReg.Out26_31=OverFlow(a/b)[26:31]                  OVReg-Out(S1006)
	S1047= OVReg.Out30_31=OverFlow(a/b)[30:31]                  OVReg-Out(S1006)
	S1048= DR1bit.Out=so|OverFlow(a/b)                          DR1bit-Out(S1008)
	S1049= DR1bit.Out26_31=so|OverFlow(a/b)[26:31]              DR1bit-Out(S1008)
	S1050= DR1bit.Out30_31=so|OverFlow(a/b)[30:31]              DR1bit-Out(S1008)
	S1051= DR4bit.Out={Compare0(a/b),so|OverFlow(a/b)}          DR4bit-Out(S1010)
	S1052= DR4bit.Out26_31={Compare0(a/b),so|OverFlow(a/b)}[26:31]DR4bit-Out(S1010)
	S1053= DR4bit.Out30_31={Compare0(a/b),so|OverFlow(a/b)}[30:31]DR4bit-Out(S1010)
	S1054= PIDReg.Out=>IMMU.PID                                 Premise(F461)
	S1055= IMMU.PID=pid                                         Path(S1015,S1054)
	S1056= PC.Out=>IMMU.IEA                                     Premise(F462)
	S1057= IMMU.IEA=addr+4                                      Path(S1020,S1056)
	S1058= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1055,S1057)
	S1059= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1055,S1057)
	S1060= IMMU.Addr=>IAddrReg.In                               Premise(F463)
	S1061= IAddrReg.In={pid,addr+4}                             Path(S1058,S1060)
	S1062= IMMU.Hit=>IMMUHitReg.In                              Premise(F464)
	S1063= IMMUHitReg.In=IMMUHit(pid,addr+4)                    Path(S1059,S1062)
	S1064= PC.Out=>ICache.IEA                                   Premise(F465)
	S1065= ICache.IEA=addr+4                                    Path(S1020,S1064)
	S1066= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1065)
	S1067= ICache.Out=>ICacheReg.In                             Premise(F466)
	S1068= ICache.Hit=>ICacheHitReg.In                          Premise(F467)
	S1069= ICacheHitReg.In=ICacheHit(addr+4)                    Path(S1066,S1068)
	S1070= IMMUHitReg.Out=>CU.IMemHit                           Premise(F468)
	S1071= CU.IMemHit=IMMUHit(pid,addr)                         Path(S1024,S1070)
	S1072= ICacheHitReg.Out=>CU.ICacheHit                       Premise(F469)
	S1073= CU.ICacheHit=ICacheHit(addr)                         Path(S1027,S1072)
	S1074= IAddrReg.Out=>IMem.RAddr                             Premise(F470)
	S1075= IMem.RAddr={pid,addr}                                Path(S1021,S1074)
	S1076= IMem.Out={31,rT,rA,rB,1943}                          IMem-Read(S1075,S988)
	S1077= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1075,S988)
	S1078= IMem.Out=>IRMux.MemData                              Premise(F471)
	S1079= IRMux.MemData={31,rT,rA,rB,1943}                     Path(S1076,S1078)
	S1080= IRMux.Out={31,rT,rA,rB,1943}                         IRMux-Select(S1079)
	S1081= ICacheReg.Out=>IRMux.CacheData                       Premise(F472)
	S1082= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F473)
	S1083= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S1024,S1082)
	S1084= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F474)
	S1085= IRMux.CacheSel=ICacheHit(addr)                       Path(S1027,S1084)
	S1086= IRMux.Out=>IR.In                                     Premise(F475)
	S1087= IR.In={31,rT,rA,rB,1943}                             Path(S1080,S1086)
	S1088= IMem.MEM8WordOut=>ICache.WData                       Premise(F476)
	S1089= ICache.WData=IMemGet8Word({pid,addr})                Path(S1077,S1088)
	S1090= PC.Out=>ICache.IEA                                   Premise(F477)
	S1091= IR.Out0_5=>CU.Op                                     Premise(F478)
	S1092= CU.Op=31                                             Path(S1030,S1091)
	S1093= IR.Out11_15=>GPRegs.RReg1                            Premise(F479)
	S1094= GPRegs.RReg1=rA                                      Path(S1032,S1093)
	S1095= GPRegs.Rdata1=a                                      GPRegs-Read(S1094,S993)
	S1096= IR.Out16_20=>GPRegs.RReg2                            Premise(F480)
	S1097= GPRegs.RReg2=rB                                      Path(S1033,S1096)
	S1098= GPRegs.Rdata2=b                                      GPRegs-Read(S1097,S994)
	S1099= IR.Out21_31=>CU.IRFunc                               Premise(F481)
	S1100= CU.IRFunc=1943                                       Path(S1034,S1099)
	S1101= CU.Func=mdu_divu                                     CU(S1092,S1100)
	S1102= GPRegs.Rdata1=>A.In                                  Premise(F482)
	S1103= A.In=a                                               Path(S1095,S1102)
	S1104= GPRegs.Rdata2=>B.In                                  Premise(F483)
	S1105= B.In=b                                               Path(S1098,S1104)
	S1106= A.Out=>MDU.A                                         Premise(F484)
	S1107= MDU.A=a                                              Path(S1035,S1106)
	S1108= B.Out=>MDU.B                                         Premise(F485)
	S1109= MDU.B=b                                              Path(S1038,S1108)
	S1110= CU.Func=>MDU.Func                                    Premise(F486)
	S1111= MDU.Func=mdu_divu                                    Path(S1101,S1110)
	S1112= MDU.Out0_31=a/b                                      MDU(S1107,S1109)
	S1113= MDU.hi=a%b                                           MDU(S1107,S1109)
	S1114= MDU.CMP=Compare0(a/b)                                MDU(S1107,S1109)
	S1115= MDU.OV=OverFlow(a/b)                                 MDU(S1107,S1109)
	S1116= MDU.Out0_31=>MDUOut.In                               Premise(F487)
	S1117= MDUOut.In=a/b                                        Path(S1112,S1116)
	S1118= XER.SOOut=>ORGate.A                                  Premise(F488)
	S1119= ORGate.A=so                                          Path(S1044,S1118)
	S1120= MDU.OV=>ORGate.B                                     Premise(F489)
	S1121= ORGate.B=OverFlow(a/b)                               Path(S1115,S1120)
	S1122= ORGate.Out=so|OverFlow(a/b)                          ORGate(S1119,S1121)
	S1123= MDU.OV=>OVReg.In                                     Premise(F490)
	S1124= OVReg.In=OverFlow(a/b)                               Path(S1115,S1123)
	S1125= MDU.CMP=>DataCmb.A                                   Premise(F491)
	S1126= DataCmb.A=Compare0(a/b)                              Path(S1114,S1125)
	S1127= ORGate.Out=>DataCmb.B                                Premise(F492)
	S1128= DataCmb.B=so|OverFlow(a/b)                           Path(S1122,S1127)
	S1129= DataCmb.Out={Compare0(a/b),so|OverFlow(a/b)}         DataCmb(S1126,S1128)
	S1130= ORGate.Out=>DR1bit.In                                Premise(F493)
	S1131= DR1bit.In=so|OverFlow(a/b)                           Path(S1122,S1130)
	S1132= DataCmb.Out=>DR4bit.In                               Premise(F494)
	S1133= DR4bit.In={Compare0(a/b),so|OverFlow(a/b)}           Path(S1129,S1132)
	S1134= IR.Out6_10=>GPRegs.WReg                              Premise(F495)
	S1135= GPRegs.WReg=rT                                       Path(S1031,S1134)
	S1136= MDUOut.Out=>GPRegs.WData                             Premise(F496)
	S1137= GPRegs.WData=a/b                                     Path(S1041,S1136)
	S1138= DR4bit.Out=>CRRegs.CR0In                             Premise(F497)
	S1139= CRRegs.CR0In={Compare0(a/b),so|OverFlow(a/b)}        Path(S1051,S1138)
	S1140= DR1bit.Out=>XER.SOIn                                 Premise(F498)
	S1141= XER.SOIn=so|OverFlow(a/b)                            Path(S1048,S1140)
	S1142= OVReg.Out=>XER.OVIn                                  Premise(F499)
	S1143= XER.OVIn=OverFlow(a/b)                               Path(S1045,S1142)
	S1144= CtrlPIDReg=0                                         Premise(F500)
	S1145= [PIDReg]=pid                                         PIDReg-Hold(S972,S1144)
	S1146= CtrlIMMU=0                                           Premise(F501)
	S1147= CtrlPC=0                                             Premise(F502)
	S1148= CtrlPCInc=0                                          Premise(F503)
	S1149= PC[CIA]=addr                                         PC-Hold(S976,S1148)
	S1150= PC[Out]=addr+4                                       PC-Hold(S977,S1147,S1148)
	S1151= CtrlIAddrReg=0                                       Premise(F504)
	S1152= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S979,S1151)
	S1153= CtrlIMMUHitReg=0                                     Premise(F505)
	S1154= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S981,S1153)
	S1155= CtrlICache=0                                         Premise(F506)
	S1156= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S983,S1155)
	S1157= CtrlICacheReg=0                                      Premise(F507)
	S1158= CtrlICacheHitReg=0                                   Premise(F508)
	S1159= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S986,S1158)
	S1160= CtrlIMem=0                                           Premise(F509)
	S1161= IMem[{pid,addr}]={31,rT,rA,rB,1943}                  IMem-Hold(S988,S1160)
	S1162= CtrlIRMux=0                                          Premise(F510)
	S1163= CtrlIR=0                                             Premise(F511)
	S1164= [IR]={31,rT,rA,rB,1943}                              IR-Hold(S991,S1163)
	S1165= CtrlGPRegs=1                                         Premise(F512)
	S1166= GPRegs[rT]=a/b                                       GPRegs-Write(S1135,S1137,S1165)
	S1167= CtrlA=0                                              Premise(F513)
	S1168= [A]=a                                                A-Hold(S996,S1167)
	S1169= CtrlB=0                                              Premise(F514)
	S1170= [B]=b                                                B-Hold(S998,S1169)
	S1171= CtrlMDUOut=0                                         Premise(F515)
	S1172= [MDUOut]=a/b                                         MDUOut-Hold(S1000,S1171)
	S1173= CtrlXERSO=1                                          Premise(F516)
	S1174= XER[SO]=so|OverFlow(a/b)                             XER-SO-Write(S1141,S1173)
	S1175= CtrlXEROV=1                                          Premise(F517)
	S1176= XER[OV]=OverFlow(a/b)                                XER-OV-Write(S1143,S1175)
	S1177= CtrlXERCA=0                                          Premise(F518)
	S1178= CtrlOVReg=0                                          Premise(F519)
	S1179= [OVReg]=OverFlow(a/b)                                OVReg-Hold(S1006,S1178)
	S1180= CtrlDR1bit=0                                         Premise(F520)
	S1181= [DR1bit]=so|OverFlow(a/b)                            DR1bit-Hold(S1008,S1180)
	S1182= CtrlDR4bit=0                                         Premise(F521)
	S1183= [DR4bit]={Compare0(a/b),so|OverFlow(a/b)}            DR4bit-Hold(S1010,S1182)
	S1184= CtrlCRRegs=0                                         Premise(F522)
	S1185= CtrlCRRegsCR0=1                                      Premise(F523)
	S1186= CRRegs[CR0]={Compare0(a/b),so|OverFlow(a/b)}         CRRegs-CR0-Write(S1139,S1185)
	S1187= CtrlCRRegsW4bitRegs=0                                Premise(F524)
	S1188= CtrlCRRegsW1bitRegs=0                                Premise(F525)

POST	S1145= [PIDReg]=pid                                         PIDReg-Hold(S972,S1144)
	S1149= PC[CIA]=addr                                         PC-Hold(S976,S1148)
	S1150= PC[Out]=addr+4                                       PC-Hold(S977,S1147,S1148)
	S1152= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S979,S1151)
	S1154= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S981,S1153)
	S1156= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S983,S1155)
	S1159= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S986,S1158)
	S1161= IMem[{pid,addr}]={31,rT,rA,rB,1943}                  IMem-Hold(S988,S1160)
	S1164= [IR]={31,rT,rA,rB,1943}                              IR-Hold(S991,S1163)
	S1166= GPRegs[rT]=a/b                                       GPRegs-Write(S1135,S1137,S1165)
	S1168= [A]=a                                                A-Hold(S996,S1167)
	S1170= [B]=b                                                B-Hold(S998,S1169)
	S1172= [MDUOut]=a/b                                         MDUOut-Hold(S1000,S1171)
	S1174= XER[SO]=so|OverFlow(a/b)                             XER-SO-Write(S1141,S1173)
	S1176= XER[OV]=OverFlow(a/b)                                XER-OV-Write(S1143,S1175)
	S1179= [OVReg]=OverFlow(a/b)                                OVReg-Hold(S1006,S1178)
	S1181= [DR1bit]=so|OverFlow(a/b)                            DR1bit-Hold(S1008,S1180)
	S1183= [DR4bit]={Compare0(a/b),so|OverFlow(a/b)}            DR4bit-Hold(S1010,S1182)
	S1186= CRRegs[CR0]={Compare0(a/b),so|OverFlow(a/b)}         CRRegs-CR0-Write(S1139,S1185)

