<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h' l='23' type='129'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='38' c='_ZL16adjustFixupValuejm'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='64' c='_ZL20getFixupKindNumBytesj'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h' l='22'>/// 14-bit PC relative relocation for conditional branches.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp' l='99' c='_ZNK12_GLOBAL__N_118PPCELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp' l='63' u='r' c='_ZNK4llvm16PPCMCCodeEmitter17getCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMachObjectWriter.cpp' l='68' c='_ZL20getFixupKindLog2Sizej'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMachObjectWriter.cpp' l='98' c='_ZL12getRelocTypeRKN4llvm7MCValueENS_11MCFixupKindEb'/>
