# Router1X3
Developed and verified a 1x3 Router using Verilog HDL. Integrated key components such as FIFO, Synchronizer, Register, and an FSM-based controller. Performed verification using UVM, employing constraint-random test cases, assertions, and functional coverage metrics. Tools utilized: Vivado and QuestaSim
