/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#ifndef _AMLOGIC_DisplayPort_TX_H
#define _AMLOGIC_DisplayPort_TX_H

#include <linux/list.h>
#include <dm.h>
#include <asm/gpio.h>
#include <linux/types.h>
#include <amlogic/media/vout/eDPTX/DPTX_timing.h>

//#define LCD_DEBUG_INFO
extern uint8_t dptx_print_level;
//bit[15:0]
#define LOG_E      0 // log level ERROR & Key
#define LOG_I      1 // log level Informative
#define LOG_V      2 // log level Verbose
#define LOG_A      3 // log level All

#define DPTXPR(idx, level, fmt, args...) \
	do { \
		if (!level) \
			pr_err("[DPTX-%u](err): " fmt "\n", idx, ## args); \
		else if (dptx_print_level >= level) \
			pr_info("[DPTX-%u]: " fmt "\n", idx, ## args); \
	} while (0)

#define DPTX_ERR(dptx, fmt, ...)   pr_err("[DPTX-%u](err): " fmt "\n", (dptx)->idx, ##__VA_ARGS__)
#define DPTX_PR(dptx, fmt, ...)           \
	do { \
		if (dptx_print_level >= LOG_I) \
			pr_info("[DPTX-%u]: " fmt "\n", (dptx)->idx, ##__VA_ARGS__); \
	} while (0)
#define DPTX_DBG(dptx, fmt, ...)          \
	do { \
		if (dptx_print_level >= LOG_V) \
			pr_info("[DPTX-%u]: " fmt "\n", (dptx)->idx, ##__VA_ARGS__); \
	} while (0)
#define DPTX_DBG2(dptx, fmt, ...)         \
	do { \
		if (dptx_print_level >= LOG_A) \
			pr_info("[DPTX-%u]: " fmt "\n", (dptx)->idx, ##__VA_ARGS__); \
	} while (0)
#define DPTX_P_ERR(dptx, port, fmt, ...)  \
			pr_err("[DPTX-%u]-%u(err): " fmt "\n", (dptx)->idx, port, ##__VA_ARGS__)
#define DPTX_P_PR(dptx, port, fmt, ...)   \
	do { \
		if (dptx_print_level >= LOG_I) \
			pr_info("[DPTX-%u]-%u: " fmt "\n", (dptx)->idx, port, ##__VA_ARGS__); \
	} while (0)
#define DPTX_P_DBG(dptx, port, fmt, ...)   \
	do { \
		if (dptx_print_level >= LOG_V) \
			pr_info("[DPTX-%u]-%u: " fmt "\n", (dptx)->idx, port, ##__VA_ARGS__); \
	} while (0)
#define DPTX_P_DBG2(dptx, port, fmt, ...)   \
	do { \
		if (dptx_print_level >= LOG_A) \
			pr_info("[DPTX-%u]-%u: " fmt "\n", (dptx)->idx, port, ##__VA_ARGS__); \
	} while (0)

#define PR_BUF_MAX              (4 * 1024)

#define DPTX_MAX_DRV              2
#define DPTX_MAX_PORT             2
#define DPTX_MAX_VOUT             3

#define RGB_DELAY                   13
#define PRE_DE_DELAY                8

/* test pattern index */
#define DPTX_TPS_DISABLE      0
#define DPTX_TPS1             1
#define DPTX_TPS2             2
#define DPTX_TPS3             3
#define DPTX_TPS4             4
#define DPTX_QUAL_PAT_DISABLE 5
#define DPTX_D10P2            6
#define DPTX_SYMBOL_ERROR_MSR 7
#define DPTX_PRBS7            8
#define DPTX_80BIT_CUSTOM     9
#define DPTX_HBR2_EYE         10
#define DPTX_CP2520_1         DPTX_HBR2_EYE
#define DPTX_CP2520_2         11
#define DPTX_CP2520_3         12
#define DPTX_TRP_CR           DPTX_TPS1
#define DPTX_TRP_EQ           0xf0

enum dptx_chip_e {
	DPTX_CHIP_T7,
	DPTX_CHIP_A9,
	DPTX_CHIP_MAX,
};

struct dptx_chip_data_s {
	enum dptx_chip_e chip_type;
	const char *chip_name;
	uint8_t  drv_max;
	uint32_t offset_venc[DPTX_MAX_DRV];     // 0x600
	uint32_t offset_venc_if[DPTX_MAX_DRV];  // 0x500
	uint32_t offset_venc_data[DPTX_MAX_DRV];// 0x100
	uint8_t venc_clk_msr_id[DPTX_MAX_DRV];

	uint32_t link_rate[DPTX_MAX_DRV][DPTX_MAX_PORT];
	uint32_t lane_count[DPTX_MAX_DRV][DPTX_MAX_PORT];
	uint8_t  TPS_support;
	uint8_t  DACP_support;
	uint32_t pixel_clk_limit;
};

#define MOD_LEN_MAX        30

struct dptx_venc_cfg_s {
	uint8_t pll_flag;
	uint8_t clk_mode;
	uint8_t ppc;
	uint8_t clk_change; /* internal used */
	uint8_t ss_level;
	uint8_t ss_freq;
	uint8_t ss_mode;

	unsigned int enc_clk;
	unsigned long long bit_rate; /* Hz */

	unsigned int hstart;
	unsigned int hend;
	unsigned int vstart;
	unsigned int vend;
	uint8_t pre_de_h;
	uint8_t pre_de_v;

	unsigned short de_hs_addr;
	unsigned short de_he_addr;
	unsigned short de_vs_addr;
	unsigned short de_ve_addr;

	unsigned short hs_hs_addr;
	unsigned short hs_he_addr;
	unsigned short hs_vs_addr;
	unsigned short hs_ve_addr;

	unsigned short vs_hs_addr;
	unsigned short vs_he_addr;
	unsigned short vs_vs_addr;
	unsigned short vs_ve_addr;

	unsigned short pre_h_de_start;
	unsigned short pre_h_de_end;
	unsigned short pre_v_de_start;
	unsigned short pre_v_de_end;
	unsigned short pre_hso_start;
	unsigned short pre_hso_end;
	unsigned short pre_vso_hstart;
	unsigned short pre_vso_hend;
	unsigned short pre_vso_start;
	unsigned short pre_vso_end;
};

struct dptx_phy_cfg_s {
	uint32_t flag;
	uint32_t vswing;
	struct dptx_phy_lane_s {
		uint8_t status;
		uint8_t amp;
		uint8_t preem;
		uint8_t post_cur;
	} lane[4];
	uint16_t level_to_phy_lut[10][3];
};

#define DPTX_TYPE_DP          0
#define DPTX_TYPE_eDP         1

#define DPTX_DRV_TIMING_MAX  8
struct dptx_edid_info_s {
	uint8_t manufacturer_id[4];  //[8:9]2byte
	uint16_t product_id;         //[10:11]2byte
	uint32_t product_sn;         //[12:15]4byte
	uint8_t week;                //[16]1byte
	uint8_t year;                //[17]1byte + 1990
	uint16_t version;            //[18:19]2byte
	uint32_t established_timing; //[35:37]3byte
	// uint32_t standard_timing1;   //[38:45]4byte
	// uint32_t standard_timing2;   //[46:53]4byte
	uint16_t cfmt_support;       // each bit to CFMT

	char name[14];
	char serial_num[14];
	char asc_string[14];
	// unsigned int VIC_val[8];
	struct dptx_edid_range_limit_s {
		uint16_t vfreq[2];
		uint16_t hfreq[2];
		uint32_t pclk[2];
		uint16_t h_blank_min, v_blank_min;
	} range;

	uint8_t ext_flag;  //[126]1byte
	uint8_t did_version;

	uint8_t edid_crc;
};

struct dptx_link_cfg_s {
	uint8_t DPCD_ver;
	uint8_t max_lane_count;
	uint8_t max_link_rate;
	uint8_t max_link_rate_UHBR; // [0]=10G [1]=20G [2]=13.5G
	uint8_t link_cap;          // [0]=TPS3 [1]=TPS4 [7]=POST_LT_ADJ_REQ [6]=no-train [5]=ss
	uint8_t DACP_support;      // [0]=M1(HDCP) [1]=M2(Panel Limit) [2]=M3a(eDP ASSR)
	uint8_t train_rd_interval;
	uint8_t NORP;              //Number of Receiver Ports
	uint8_t dev_type;          // 0=DP; 1=eDP
	uint8_t DPCD_reg_func;     // [0]=ext-DPCD [1]=eDP-PCD //[2]=DPCD_BL [3]=DPCD_TOUCH
	uint8_t coding_cap;        // [0]=8b/10b [0]=128b/132b
	uint8_t msa_ignore;        // [0]=msa [1]=adpt-sync_SDP
	uint8_t enh_frame_en;

	struct eDP_cap_s {
		uint8_t ver;
		uint8_t bl_ctrl_cap; // [0]=TCON_bl [1]=pin_en [2]=aux_en [3]=lm_cap [4:5]=bl_reg
		uint8_t bl_adj_cap;  // as 00702h
			// [0]=bl_pwm [1]=bl_aux [2]=bl-2byte [3]=aux-pwm_combo
			// [4]=bl_pwm_freq_pass-thru [5]=aux_pwm_freq [6]=dynamic_bl [7]=bl-vsync
		uint8_t bl_rgn_x;
		uint8_t bl_rgn_y;
		uint8_t od_cap;    // [0]=od_cap [1]=od_aux
		uint8_t test_cap;  // [0]=pin [1]=aux
		uint8_t ctrl_cap;  // [0]=frc [1]=color_eng [2]=set_power

		uint8_t PSR_cap;   // as 00702h
			// 0=n 1=PSR1 2=1+PSR2(SU) 3=2+PSR2(Y-coor) 4=3+PSR2(early_transport)
		uint8_t PSR_setup_time; // as 00071h
		uint8_t PSR_req; // [0]=LT_need_when_1_exit
			// [1]Y-coor need on SU [2]=Update Granularity [3]=no_fr_sync on SU
		uint16_t PSR2_SU_X_GRANULARITY;
		uint8_t PSR2_SU_Y_GRANULARITY;
	} eDP_cap;

	struct DSC_cap_s {
		uint8_t cap;            // as 00060h
		uint8_t algm_ver;       // as 00061h
		uint8_t buf_block_size; // as 00062h
		uint8_t slice_cap1;     // as 00064h
		uint8_t buf_bit_depth;  // as 00065h
		uint8_t feature_spt;    // as 00066h
		uint8_t max_bpp_0;      // as 00067h
		uint8_t max_bpp_1;      // as 00068h
		uint8_t color_fmt_cap;  // as 00069h
		uint8_t color_dep_cap;  // as 0006ah
		uint8_t peak_throughput;// as 0006bh
		uint8_t max_slice_width;// as 0006ch
		uint8_t slice_cap2;     // as 0006dh
		uint8_t bpp_delta_increment0;// as 0006eh
		uint8_t bpp_delta_increment1;// as 0006fh
	} dsc_cap;

	uint8_t sync_clk_mode;

	/* internal used */
	// unsigned char coding_support;
	uint8_t training_mode;
	uint8_t preset_ds[4];

	uint8_t HPD_level;
	uint8_t irq_sta;

	uint8_t link_rate;
	uint8_t lane_count;
	uint8_t link_rate_update;

	uint8_t phy_update;
	uint8_t curr_ds[4];
	uint8_t adj_req_ds[4];
};

#define LCD_CLK_SS_BIT_FREQ             0
#define LCD_CLK_SS_BIT_MODE             4

#define DPTX_GPIO_MAX                    0xff
#define DPTX_GPIO_OUTPUT_LOW             0
#define DPTX_GPIO_OUTPUT_HIGH            1
#define DPTX_GPIO_INPUT                  2

#define DPTX_VENC_1PPC          1
#define DPTX_VENC_2PPC          2
#define DPTX_VENC_4PPC          4

struct dptx_clk_cfg_s {
	u64 fin;
	u64 fout;
	uint8_t clk_src; // 0=PLL, 1=FIX_PLL, 2=LINK_CLK
	void *pll_data;

	/* pll parameters */
	unsigned int pll_id;
	unsigned int pll_offset;
	unsigned int pll_od_fb;
	uint16_t pll_m;
	uint16_t pll_n;
	u64 pll_fvco;
	uint8_t pll_od_sel[3];
	uint8_t pll_tcon_div_sel;

	unsigned int pll_frac;
	unsigned int pll_frac_half_shift;
	unsigned long long pll_fout;
	unsigned int pll_div_fout;

	unsigned int ss_level;
	unsigned int ss_dep_sel;
	unsigned int ss_str_m;
	unsigned int ss_ppm;
	unsigned int ss_freq;
	unsigned int ss_mode;
	unsigned int ss_en;

	uint8_t pll_clk_div_sel;
	uint8_t div0;
	uint8_t div1;
	uint8_t xd;
	uint8_t vclk_sel;

	// unsigned int err_fmin;
	unsigned int done;
};

#define DPTX_DRV_VMODE_MAX   64
#define VMODE_FLAG_VALID     BIT(0)
#define VMODE_FLAG_FR_RANGE  BIT(1)
#define VMODE_FLAG_PREFERRED BIT(2)
// #define VMODE_FLAG_BW_ENOUGH BIT(3)
struct dptx_vmode_mgr_s {
	struct dptx_vmode_s {
		uint32_t fr100_int;
		uint8_t fr_adv; // 0=fr_int; 1=fr_frac; 0xff=raw fr
		uint8_t base_dtd_idx;
		uint8_t flag;
		uint16_t cfmt_support;
	} vmodes[DPTX_DRV_VMODE_MAX];
	uint8_t vmode_sel_idx;
	uint8_t vmode_cfmt_sel;
};

#define DPTX_STA_PROBE_DONE   BIT(0)
#define DPTX_STA_DRV_READY    BIT(1)
#define DPTX_STA_HPD_HIGH     BIT(2)
#define DPTX_STA_LINK_ON      BIT(3)
#define DPTX_STA_DISP_ON      BIT(4)

#define DPTX_GPIO_NAME_MAX    12

/* per dp1.4a spec Table 2-94 & Table 2-96 */
struct msa_s {
	u32 m_vid;
	u32 n_vid;

	u16 h_total;
	u16 v_total;
	u8 hsync_pol:1;
	u8 vsync_pol:1;
	u16 hsw;
	u16 vsw;
	u16 h_active;
	u16 v_active;
	u16 hbp;
	u16 vbp;

	/* mics0/1 */
	u8 sync_clk_mode:1;
	/* Unit: 1000, used only under sync_clk mode */
	unsigned int pixel_freq;
	/* 0x6/0xa/0x14/0x1e, used only under sync_clk mode */
	u8 link_rate;
	/* for SRCX_USER_DATA_COUNT calc */
	u8 lane_count;

	u8 interlace_mode:1;
	/* for 3D */
	u8 stereo_video_attr:2;
	/* 0:rgb, 1:y422, 2:y444, 3:reserved */
	u8 color_format:2;
	/* 0: VESA range, 1: CEA range */
	u8 dynamic_range;
	/* 0: BT601, 1: BT709, others: reserved for future */
	u8 ycbcr_colorimetry;
	/* 6/8/10/12/16 bits per color component */
	u8 bit_depth;

	/* SRC0_TRANSFER_UNIT_CONFIG */
	u32 tu_config;
	/* SRC0_USER_SYNC_POLARITY */
	u32 user_sync_polarity;
	/* SRC0_USER _CONTROL */
	u32 user_control;
};

struct dptx_drv_s {
	uint8_t idx;
	uint8_t status;
	uint8_t mode; // 0=DP; 1=eDP
	uint8_t viu_sel; // 1=vout; 2=vou2; 3=vout3

	struct dptx_user_set_s {
		char dev_name[32];
		uint8_t user_port_mask;  //dft: 0
		uint8_t dual_port_type;  //dft: 0
		uint8_t user_link_rate;  //dft: 0
		uint8_t user_lane_count; //dft: 0
		uint8_t user_panel_config;
		uint8_t user_color_format;
		uint16_t user_hpd_ignore;
		uint16_t user_vmode_sel;
		uint16_t user_disable_PSR;
	} setting;

	char PWR_gpio_name[DPTX_GPIO_NAME_MAX];

	struct dptx_chip_data_s *data;

	struct dptx_phy_cfg_s phy_cfg;  // !move to link
	struct dptx_clk_cfg_s vid_clk;
	struct dptx_clk_cfg_s link_clk; // !move to link
	struct dptx_venc_cfg_s venc_cfg;

	struct dptx_vmode_mgr_s vmode_mgr;
	struct dptx_detail_timing_s act_timing;
	struct msa_s msa;
	struct dptx_sink_dev_s {
		char sink_name[32];
		uint8_t port_mask;
		uint8_t dual_port_type;
		uint8_t hpd_mask;
		uint8_t pwr_gpio_mask;
		uint8_t dt_cnt;
		struct dptx_detail_timing_s timing[DPTX_DRV_TIMING_MAX];
		struct dptx_edid_info_s edid;
		struct dptx_link_cfg_s *link[4];
	} sink;

	struct dev_pm_ops *dev_pm_ops;

	void *if_ctrls;
};

#endif
