ğŸ“° Newspaper Vending Machine using Verilog FSM
ğŸ“Œ Project Overview

This project implements a Finite State Machine (FSM) based Newspaper Vending Machine controller using Verilog HDL. The design models a real-world vending machine that accepts coins, tracks the total inserted amount, and dispenses a newspaper when the required amount is reached. The complete design is simulated and verified using Xilinx Vivado.

ğŸ¯ Design Specifications

Newspaper cost: 15 cents

Accepted coins:

Nickel (5Â¢) â†’ 01

Dime (10Â¢) â†’ 10

FSM Type: Moore Machine

Output: newspaper goes HIGH for one clock cycle when 15Â¢ is reached

Extra change: Not returned

Reset: Synchronous/Asynchronous (as per design)

ğŸ§  FSM Architecture

The system is designed using a multi-state FSM:

State	Meaning
S0	0 cents inserted
S5	5 cents inserted
S10	10 cents inserted
S15	15 cents reached
DISP	Dispense newspaper

The FSM transitions between states based on coin inputs and ensures a glitch-free output pulse using Moore-style logic.

ğŸ§© Design Files
ğŸ“ Newspaper-Vending-Machine-Verilog
 â”œâ”€â”€ vending_fsm.v        # FSM design (RTL)
 â”œâ”€â”€ tb_vending_fsm.v     # Testbench for simulation
 â””â”€â”€ README.md

ğŸ§ª Simulation & Verification

Tool used: Xilinx Vivado

Simulation type: Behavioral Simulation

Verified correct FSM transitions and output pulse

Waveform confirms single-clock newspaper dispense signal

â–¶ How to Run in Vivado

Open Vivado

Create a new RTL Project

Add vending_fsm.v as Design Source

Add tb_vending_fsm.v as Simulation Source

Set testbench as top module

Run Behavioral Simulation

Observe waveform for newspaper output

ğŸ›  Tools & Technologies

Verilog HDL

Xilinx Vivado

FSM (Moore Machine)

RTL Design Methodology

Digital Logic Design

ğŸ“ˆ Learning Outcomes

Practical understanding of FSM-based controllers

Clean separation of combinational and sequential logic

RTL coding best practices

Simulation-driven verification

FPGA-ready design flow

ğŸš€ Future Enhancements

Add change return logic

Implement FPGA board (Basys-3 / Artix-7)

Add coin sensor interface

Extend FSM for multiple products

ğŸ‘¤ Author

S Balaji
Electronics / VLSI Enthusiast
Verilog | FPGA | Digital Design
