
*** Running vivado
    with args -log CLA_Adder_Wrapper_level2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CLA_Adder_Wrapper_level2.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CLA_Adder_Wrapper_level2.tcl -notrace
Command: link_design -top CLA_Adder_Wrapper_level2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1719.090 ; gain = 0.000 ; free physical = 890 ; free virtual = 4867
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]
Finished Parsing XDC File [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.562 ; gain = 0.000 ; free physical = 793 ; free virtual = 4771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1863.500 ; gain = 388.434 ; free physical = 793 ; free virtual = 4770
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1981.930 ; gain = 118.430 ; free physical = 788 ; free virtual = 4765

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a769351b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.906 ; gain = 397.977 ; free physical = 415 ; free virtual = 4392

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2774f09dc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2a4e3adfd

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22908fd4f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 256 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 22908fd4f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22908fd4f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22908fd4f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              16  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |             256  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
Ending Logic Optimization Task | Checksum: 2866e1ebe

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2866e1ebe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2866e1ebe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
Ending Netlist Obfuscation Task | Checksum: 2866e1ebe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.875 ; gain = 673.375 ; free physical = 258 ; free virtual = 4235
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.875 ; gain = 0.000 ; free physical = 258 ; free virtual = 4235
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.891 ; gain = 0.000 ; free physical = 255 ; free virtual = 4233
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CLA_Adder_Wrapper_level2_drc_opted.rpt -pb CLA_Adder_Wrapper_level2_drc_opted.pb -rpx CLA_Adder_Wrapper_level2_drc_opted.rpx
Command: report_drc -file CLA_Adder_Wrapper_level2_drc_opted.rpt -pb CLA_Adder_Wrapper_level2_drc_opted.pb -rpx CLA_Adder_Wrapper_level2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shivamtyagi/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 240 ; free virtual = 4217
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e2e27aca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 240 ; free virtual = 4217
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 240 ; free virtual = 4218

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0510d5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 202 ; free virtual = 4180

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c7da8743

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 216 ; free virtual = 4194

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c7da8743

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 216 ; free virtual = 4194
Phase 1 Placer Initialization | Checksum: 1c7da8743

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 216 ; free virtual = 4194

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a69e51fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 215 ; free virtual = 4193

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 16 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16ead1b43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179
Phase 2.2 Global Placement Core | Checksum: d0e36d47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179
Phase 2 Global Placement | Checksum: d0e36d47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16d37bbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8c5c66e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12073d272

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d0469e7d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 4179

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 179bc7cce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1522c5112

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 174fd7ef7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177
Phase 3 Detail Placement | Checksum: 174fd7ef7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1903fabb6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1903fabb6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 198 ; free virtual = 4176
INFO: [Place 30-746] Post Placement Timing Summary WNS=23.322. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 111b9626c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 198 ; free virtual = 4176
Phase 4.1 Post Commit Optimization | Checksum: 111b9626c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 198 ; free virtual = 4176

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 111b9626c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 111b9626c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177
Phase 4.4 Final Placement Cleanup | Checksum: 1b9c28f78

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b9c28f78

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177
Ending Placer Task | Checksum: 16313c8ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 205 ; free virtual = 4183
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 205 ; free virtual = 4183
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 200 ; free virtual = 4182
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CLA_Adder_Wrapper_level2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 199 ; free virtual = 4177
INFO: [runtcl-4] Executing : report_utilization -file CLA_Adder_Wrapper_level2_utilization_placed.rpt -pb CLA_Adder_Wrapper_level2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CLA_Adder_Wrapper_level2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 213 ; free virtual = 4192
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.758 ; gain = 0.000 ; free physical = 183 ; free virtual = 4161
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2618.508 ; gain = 23.750 ; free physical = 180 ; free virtual = 4162
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: af1afc63 ConstDB: 0 ShapeSum: b3f8cc4a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c4ee6e50

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2703.941 ; gain = 5.957 ; free physical = 140 ; free virtual = 4072
Post Restoration Checksum: NetGraph: 5452cf0a NumContArr: 709b9f46 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c4ee6e50

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2703.941 ; gain = 5.957 ; free physical = 142 ; free virtual = 4073

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c4ee6e50

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2717.938 ; gain = 19.953 ; free physical = 117 ; free virtual = 4048

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c4ee6e50

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2717.938 ; gain = 19.953 ; free physical = 117 ; free virtual = 4048
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19c61ba13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 128 ; free virtual = 4040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.502 | TNS=0.000  | WHS=-0.525 | THS=-149.952|

Phase 2 Router Initialization | Checksum: 19dfe3f37

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 127 ; free virtual = 4039

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2176
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2176
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24d7a143b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.453 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b443537a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.453 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2080abc5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040
Phase 4 Rip-up And Reroute | Checksum: 2080abc5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2080abc5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2080abc5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040
Phase 5 Delay and Skew Optimization | Checksum: 2080abc5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4040

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2035548cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.938 ; gain = 31.953 ; free physical = 129 ; free virtual = 4041
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.532 | TNS=0.000  | WHS=-0.775 | THS=-90.835|

Phase 6.1 Hold Fix Iter | Checksum: cdb228f0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 132 ; free virtual = 4024
Phase 6 Post Hold Fix | Checksum: 1432570f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 132 ; free virtual = 4024

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45603 %
  Global Horizontal Routing Utilization  = 1.22046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11d13efe2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 134 ; free virtual = 4026

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11d13efe2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 133 ; free virtual = 4025

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9cd3784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 133 ; free virtual = 4025

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 12989cedc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 133 ; free virtual = 4025
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.532 | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12989cedc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 133 ; free virtual = 4025
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2761.938 ; gain = 63.953 ; free physical = 168 ; free virtual = 4059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.938 ; gain = 143.430 ; free physical = 168 ; free virtual = 4059
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.938 ; gain = 0.000 ; free physical = 168 ; free virtual = 4059
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2761.938 ; gain = 0.000 ; free physical = 162 ; free virtual = 4057
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CLA_Adder_Wrapper_level2_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_drc_routed.rpx
Command: report_drc -file CLA_Adder_Wrapper_level2_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
Command: report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CLA_Adder_Wrapper_level2_power_routed.rpt -pb CLA_Adder_Wrapper_level2_power_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_power_routed.rpx
Command: report_power -file CLA_Adder_Wrapper_level2_power_routed.rpt -pb CLA_Adder_Wrapper_level2_power_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CLA_Adder_Wrapper_level2_route_status.rpt -pb CLA_Adder_Wrapper_level2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CLA_Adder_Wrapper_level2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CLA_Adder_Wrapper_level2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CLA_Adder_Wrapper_level2_bus_skew_routed.rpt -pb CLA_Adder_Wrapper_level2_bus_skew_routed.pb -rpx CLA_Adder_Wrapper_level2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May  1 22:52:17 2020...
