

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_22_14_5_3_0_6u_config2_s'
================================================================
* Date:           Tue Nov  4 16:13:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.371 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.86ns)   --->   "%call_ln281 = call void @shift_line_buffer<array<ap_fixed<8, 4, 5, 3, 0>, 1u>, config2>, i8 %in_elem_0_0_0_0_0_val_read, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 6 'call' 'call_ln281' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i132 %layer2_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 8 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.01ns)   --->   "%icmp_ln284 = icmp_eq  i32 %sX_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 9 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 10 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 11 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 12 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 13 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.01ns)   --->   "%icmp_ln284_1 = icmp_eq  i32 %sY_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 14 'icmp' 'icmp_ln284_1' <Predicate = (icmp_ln284)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pY_2_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 15 'partselect' 'tmp_368' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%icmp_ln284_4 = icmp_sgt  i30 %tmp_368, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 16 'icmp' 'icmp_ln284_4' <Predicate = (icmp_ln284)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_2_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 17 'partselect' 'tmp_369' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%icmp_ln284_5 = icmp_sgt  i30 %tmp_369, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 18 'icmp' 'icmp_ln284_5' <Predicate = (icmp_ln284)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%and_ln284 = and i1 %icmp_ln284_4, i1 %icmp_ln284_5" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 19 'and' 'and_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %and_ln284, i1 %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 20 'and' 'and_ln284_1' <Predicate = (icmp_ln284)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %and_ln284_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 21 'br' 'br_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%tmp = call i132 @dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<22, 14, 5, 3, 0>, config2_mult>, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln303 = add i32 %pX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 23 'add' 'add_ln303' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%icmp_ln303 = icmp_eq  i32 %add_ln303, i32 28" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 24 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 25 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln316 = store i32 %add_ln303, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 26 'store' 'store_ln316' <Predicate = (!icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln318 = add i32 %sX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 27 'add' 'add_ln318' <Predicate = (!icmp_ln303)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.44ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 4, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 28 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln318 = store i32 %select_ln318, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 29 'store' 'store_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln305 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 31 'store' 'store_ln305' <Predicate = (icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln306 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 32 'store' 'store_ln306' <Predicate = (icmp_ln303)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln307 = add i32 %pY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 33 'add' 'add_ln307' <Predicate = (icmp_ln303)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%icmp_ln307 = icmp_eq  i32 %add_ln307, i32 28" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 34 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %icmp_ln307, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 35 'br' 'br_ln307' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln311 = store i32 %add_ln307, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 36 'store' 'store_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%icmp_ln313 = icmp_eq  i32 %sY_2_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 37 'icmp' 'icmp_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln313 = add i32 %sY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 38 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 4, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 39 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln308 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 41 'store' 'store_ln308' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln310 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 42 'br' 'br_ln310' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 43 [1/2] (3.32ns)   --->   "%tmp = call i132 @dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<22, 14, 5, 3, 0>, config2_mult>, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi4EL9ap_q_mode5EL9a" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 43 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%res_out = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 44 'extractvalue' 'res_out' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 45 'extractvalue' 'res_out_1' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 46 'extractvalue' 'res_out_2' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 47 'extractvalue' 'res_out_3' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 48 'extractvalue' 'res_out_4' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i132 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 49 'extractvalue' 'res_out_5' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln313, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 50 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln309 = store i32 %storemerge, i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 51 'store' 'store_ln309' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 52 'br' 'br_ln315' <Predicate = (icmp_ln303)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i132 @_ssdm_op_BitConcatenate.i132.i22.i22.i22.i22.i22.i22, i22 %res_out_5, i22 %res_out_4, i22 %res_out_3, i22 %res_out_2, i22 %res_out_1, i22 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 53 'bitconcatenate' 'p_0' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%write_ln299 = write void @_ssdm_op_Write.ap_fifo.volatile.i132P0A, i132 %layer2_out, i132 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 54 'write' 'write_ln299' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 1.78> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 132> <Depth = 576> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln300 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 55 'br' 'br_ln300' <Predicate = (icmp_ln284 & and_ln284_1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 56 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.868ns
The critical path consists of the following:
	wire read operation ('in_elem_0_0_0_0_0_val_read') on port 'in_elem_0_0_0_0_0_val' [37]  (0.000 ns)
	'call' operation 0 bit ('call_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_fixed<8, 4, 5, 3, 0>, 1u>, config2>' [38]  (2.868 ns)

 <State 2>: 2.746ns
The critical path consists of the following:
	'load' operation 32 bit ('pY_2_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'pY_2' [42]  (0.000 ns)
	'add' operation 32 bit ('add_ln307', firmware/nnet_utils/nnet_conv_stream.h:307) [78]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln307', firmware/nnet_utils/nnet_conv_stream.h:307) [79]  (1.016 ns)
	'store' operation 0 bit ('store_ln311', firmware/nnet_utils/nnet_conv_stream.h:311) of variable 'add_ln307', firmware/nnet_utils/nnet_conv_stream.h:307 on static variable 'pY_2' [82]  (0.427 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 3.325ns
The critical path consists of the following:
	'call' operation 132 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<22, 14, 5, 3, 0>, config2_mult>' [55]  (3.325 ns)

 <State 4>: 1.781ns
The critical path consists of the following:
	fifo write operation ('write_ln299', firmware/nnet_utils/nnet_conv_stream.h:299) on port 'layer2_out' (firmware/nnet_utils/nnet_conv_stream.h:299) [63]  (1.781 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
