/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* P04 */
.set P04__0__DM__MASK, 0x07
.set P04__0__DM__SHIFT, 0
.set P04__0__DR, CYREG_PRT1_DR
.set P04__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P04__0__HSIOM_MASK, 0x0000000F
.set P04__0__HSIOM_SHIFT, 0
.set P04__0__INTCFG, CYREG_PRT1_INTCFG
.set P04__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P04__0__MASK, 0x01
.set P04__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P04__0__OUT_SEL_SHIFT, 0
.set P04__0__OUT_SEL_VAL, 3
.set P04__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P04__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P04__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P04__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P04__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P04__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P04__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P04__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P04__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P04__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P04__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P04__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P04__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P04__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P04__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P04__0__PC, CYREG_PRT1_PC
.set P04__0__PC2, CYREG_PRT1_PC2
.set P04__0__PORT, 1
.set P04__0__PS, CYREG_PRT1_PS
.set P04__0__SHIFT, 0
.set P04__DR, CYREG_PRT1_DR
.set P04__INTCFG, CYREG_PRT1_INTCFG
.set P04__INTSTAT, CYREG_PRT1_INTSTAT
.set P04__MASK, 0x01
.set P04__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P04__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P04__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P04__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P04__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P04__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P04__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P04__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P04__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P04__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P04__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P04__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P04__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P04__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P04__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P04__PC, CYREG_PRT1_PC
.set P04__PC2, CYREG_PRT1_PC2
.set P04__PORT, 1
.set P04__PS, CYREG_PRT1_PS
.set P04__SHIFT, 0

/* ADC_SAR */
.set ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set ADC_SAR_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_intClock__MASK, 0x80000000
.set ADC_SAR_intClock__REGISTER, CYREG_CLK_DIVIDER_B00
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_IRQ__INTC_NUMBER, 14
.set ADC_SAR_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 1
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* Audio_In */
.set Audio_In__0__DM__MASK, 0x1C0
.set Audio_In__0__DM__SHIFT, 6
.set Audio_In__0__DR, CYREG_PRT2_DR
.set Audio_In__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Audio_In__0__HSIOM_MASK, 0x00000F00
.set Audio_In__0__HSIOM_SHIFT, 8
.set Audio_In__0__INTCFG, CYREG_PRT2_INTCFG
.set Audio_In__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Audio_In__0__MASK, 0x04
.set Audio_In__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Audio_In__0__OUT_SEL_SHIFT, 4
.set Audio_In__0__OUT_SEL_VAL, 2
.set Audio_In__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Audio_In__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Audio_In__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Audio_In__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Audio_In__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Audio_In__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Audio_In__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Audio_In__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Audio_In__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Audio_In__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Audio_In__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Audio_In__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Audio_In__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Audio_In__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Audio_In__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Audio_In__0__PC, CYREG_PRT2_PC
.set Audio_In__0__PC2, CYREG_PRT2_PC2
.set Audio_In__0__PORT, 2
.set Audio_In__0__PS, CYREG_PRT2_PS
.set Audio_In__0__SHIFT, 2
.set Audio_In__DR, CYREG_PRT2_DR
.set Audio_In__INTCFG, CYREG_PRT2_INTCFG
.set Audio_In__INTSTAT, CYREG_PRT2_INTSTAT
.set Audio_In__MASK, 0x04
.set Audio_In__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Audio_In__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Audio_In__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Audio_In__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Audio_In__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Audio_In__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Audio_In__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Audio_In__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Audio_In__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Audio_In__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Audio_In__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Audio_In__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Audio_In__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Audio_In__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Audio_In__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Audio_In__PC, CYREG_PRT2_PC
.set Audio_In__PC2, CYREG_PRT2_PC2
.set Audio_In__PORT, 2
.set Audio_In__PS, CYREG_PRT2_PS
.set Audio_In__SHIFT, 2
.set Audio_In_Neg__0__DM__MASK, 0x07
.set Audio_In_Neg__0__DM__SHIFT, 0
.set Audio_In_Neg__0__DR, CYREG_PRT0_DR
.set Audio_In_Neg__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Audio_In_Neg__0__HSIOM_MASK, 0x0000000F
.set Audio_In_Neg__0__HSIOM_SHIFT, 0
.set Audio_In_Neg__0__INTCFG, CYREG_PRT0_INTCFG
.set Audio_In_Neg__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Audio_In_Neg__0__MASK, 0x01
.set Audio_In_Neg__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Audio_In_Neg__0__OUT_SEL_SHIFT, 0
.set Audio_In_Neg__0__OUT_SEL_VAL, 3
.set Audio_In_Neg__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Audio_In_Neg__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Audio_In_Neg__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Audio_In_Neg__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Audio_In_Neg__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Audio_In_Neg__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Audio_In_Neg__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Audio_In_Neg__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Audio_In_Neg__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Audio_In_Neg__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Audio_In_Neg__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Audio_In_Neg__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Audio_In_Neg__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Audio_In_Neg__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Audio_In_Neg__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Audio_In_Neg__0__PC, CYREG_PRT0_PC
.set Audio_In_Neg__0__PC2, CYREG_PRT0_PC2
.set Audio_In_Neg__0__PORT, 0
.set Audio_In_Neg__0__PS, CYREG_PRT0_PS
.set Audio_In_Neg__0__SHIFT, 0
.set Audio_In_Neg__DR, CYREG_PRT0_DR
.set Audio_In_Neg__INTCFG, CYREG_PRT0_INTCFG
.set Audio_In_Neg__INTSTAT, CYREG_PRT0_INTSTAT
.set Audio_In_Neg__MASK, 0x01
.set Audio_In_Neg__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Audio_In_Neg__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Audio_In_Neg__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Audio_In_Neg__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Audio_In_Neg__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Audio_In_Neg__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Audio_In_Neg__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Audio_In_Neg__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Audio_In_Neg__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Audio_In_Neg__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Audio_In_Neg__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Audio_In_Neg__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Audio_In_Neg__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Audio_In_Neg__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Audio_In_Neg__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Audio_In_Neg__PC, CYREG_PRT0_PC
.set Audio_In_Neg__PC2, CYREG_PRT0_PC2
.set Audio_In_Neg__PORT, 0
.set Audio_In_Neg__PS, CYREG_PRT0_PS
.set Audio_In_Neg__SHIFT, 0

/* PWM_Tick */
.set PWM_Tick_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_Tick_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_Tick_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_Tick_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_Tick_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_Tick_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_Tick_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_Tick_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_Tick_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_Tick_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_Tick_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_Tick_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_Tick_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_Tick_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_Tick_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* StripLights */
.set StripLights_B_WS2811_ctrl__0__MASK, 0x01
.set StripLights_B_WS2811_ctrl__0__POS, 0
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set StripLights_B_WS2811_ctrl__3__MASK, 0x08
.set StripLights_B_WS2811_ctrl__3__POS, 3
.set StripLights_B_WS2811_ctrl__4__MASK, 0x10
.set StripLights_B_WS2811_ctrl__4__POS, 4
.set StripLights_B_WS2811_ctrl__5__MASK, 0x20
.set StripLights_B_WS2811_ctrl__5__POS, 5
.set StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set StripLights_B_WS2811_ctrl__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set StripLights_B_WS2811_ctrl__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set StripLights_B_WS2811_ctrl__COUNT_REG, CYREG_UDB_W8_CTL_02
.set StripLights_B_WS2811_ctrl__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set StripLights_B_WS2811_ctrl__MASK, 0x39
.set StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_ctrl__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set StripLights_B_WS2811_dshifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set StripLights_B_WS2811_dshifter_u0__A0_REG, CYREG_UDB_W8_A0_02
.set StripLights_B_WS2811_dshifter_u0__A1_REG, CYREG_UDB_W8_A1_02
.set StripLights_B_WS2811_dshifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set StripLights_B_WS2811_dshifter_u0__D0_REG, CYREG_UDB_W8_D0_02
.set StripLights_B_WS2811_dshifter_u0__D1_REG, CYREG_UDB_W8_D1_02
.set StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set StripLights_B_WS2811_dshifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set StripLights_B_WS2811_dshifter_u0__F0_REG, CYREG_UDB_W8_F0_02
.set StripLights_B_WS2811_dshifter_u0__F1_REG, CYREG_UDB_W8_F1_02
.set StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set StripLights_B_WS2811_pwm8_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set StripLights_B_WS2811_pwm8_u0__A0_REG, CYREG_UDB_W8_A0_01
.set StripLights_B_WS2811_pwm8_u0__A1_REG, CYREG_UDB_W8_A1_01
.set StripLights_B_WS2811_pwm8_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set StripLights_B_WS2811_pwm8_u0__D0_REG, CYREG_UDB_W8_D0_01
.set StripLights_B_WS2811_pwm8_u0__D1_REG, CYREG_UDB_W8_D1_01
.set StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set StripLights_B_WS2811_pwm8_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set StripLights_B_WS2811_pwm8_u0__F0_REG, CYREG_UDB_W8_F0_01
.set StripLights_B_WS2811_pwm8_u0__F1_REG, CYREG_UDB_W8_F1_01
.set StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set StripLights_B_WS2811_StatusReg__0__MASK, 0x01
.set StripLights_B_WS2811_StatusReg__0__POS, 0
.set StripLights_B_WS2811_StatusReg__1__MASK, 0x02
.set StripLights_B_WS2811_StatusReg__1__POS, 1
.set StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set StripLights_B_WS2811_StatusReg__6__MASK, 0x40
.set StripLights_B_WS2811_StatusReg__6__POS, 6
.set StripLights_B_WS2811_StatusReg__7__MASK, 0x80
.set StripLights_B_WS2811_StatusReg__7__POS, 7
.set StripLights_B_WS2811_StatusReg__MASK, 0xC3
.set StripLights_B_WS2811_StatusReg__MASK_REG, CYREG_UDB_W8_MSK_02
.set StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set StripLights_B_WS2811_StatusReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set StripLights_B_WS2811_StatusReg__STATUS_REG, CYREG_UDB_W8_ST_02
.set StripLights_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set StripLights_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set StripLights_isr__INTC_MASK, 0x01
.set StripLights_isr__INTC_NUMBER, 0
.set StripLights_isr__INTC_PRIOR_MASK, 0xC0
.set StripLights_isr__INTC_PRIOR_NUM, 0
.set StripLights_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set StripLights_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set StripLights_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set StripLights_StringSel_Sync_ctrl_reg__0__MASK, 0x01
.set StripLights_StringSel_Sync_ctrl_reg__0__POS, 0
.set StripLights_StringSel_Sync_ctrl_reg__1__MASK, 0x02
.set StripLights_StringSel_Sync_ctrl_reg__1__POS, 1
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set StripLights_StringSel_Sync_ctrl_reg__2__MASK, 0x04
.set StripLights_StringSel_Sync_ctrl_reg__2__POS, 2
.set StripLights_StringSel_Sync_ctrl_reg__3__MASK, 0x08
.set StripLights_StringSel_Sync_ctrl_reg__3__POS, 3
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set StripLights_StringSel_Sync_ctrl_reg__MASK, 0x0F
.set StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_01

/* Opamp_Buffer */
.set Opamp_Buffer_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_Buffer_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_Buffer_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_Buffer_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_Buffer_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_Buffer_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_Buffer_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Opamp_Buffer_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Opamp_Buffer_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Opamp_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
.set Opamp_Buffer_cy_psoc4_abuf__OA_SW, CYREG_CTBM_OA0_SW
.set Opamp_Buffer_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM_OA0_SW_CLEAR

/* Control_Reg_NeoWrite */
.set Control_Reg_NeoWrite_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_NeoWrite_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_NeoWrite_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Control_Reg_NeoWrite_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
