

================================================================
== Vitis HLS Report for 'simulation'
================================================================
* Date:           Mon Nov 10 19:25:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hestonEuro_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4075188|  4075188|  40.752 ms|  40.752 ms|  4075188|  4075188|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+---------+---------+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_sampleSIM_fu_274  |sampleSIM  |  4074561|  4074561|  40.746 ms|  40.746 ms|  4074561|  4074561|       no|
        +----------------------+-----------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_seed_init  |      624|      624|         2|          -|          -|   312|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     627|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    62|   15804|   15677|    -|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     670|    -|
|Register         |        -|     -|     344|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|    62|   16148|   16974|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     2|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-------+-------+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------+---------------------+---------+----+-------+-------+-----+
    |mul_32s_32ns_32_1_1_U261  |mul_32s_32ns_32_1_1  |        0|   3|      0|     20|    0|
    |mul_32s_32ns_32_1_1_U262  |mul_32s_32ns_32_1_1  |        0|   3|      0|     20|    0|
    |mul_32s_32ns_32_1_1_U263  |mul_32s_32ns_32_1_1  |        0|   3|      0|     20|    0|
    |mul_32s_32ns_32_1_1_U264  |mul_32s_32ns_32_1_1  |        0|   3|      0|     20|    0|
    |grp_sampleSIM_fu_274      |sampleSIM            |        0|  50|  15804|  15597|    0|
    +--------------------------+---------------------+---------+----+-------+-------+-----+
    |Total                     |                     |        0|  62|  15804|  15677|    0|
    +--------------------------+---------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mt_rng_mt_e_U    |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_e_1_U  |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_e_2_U  |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_e_3_U  |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_o_U    |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_o_1_U  |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_o_2_U  |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    |mt_rng_mt_o_3_U  |simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   312|   32|     1|         9984|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                           |       16|  0|   0|    0|  2496|  256|     8|        79872|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_357_p2    |         +|   0|  0|  16|           9|           1|
    |add_ln70_1_fu_478_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln70_2_fu_526_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln70_3_fu_574_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln70_fu_430_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln72_1_fu_615_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln72_2_fu_621_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln72_3_fu_627_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln72_4_fu_633_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln72_fu_606_p2    |         +|   0|  0|  17|          10|           2|
    |icmp_ln64_fu_351_p2   |      icmp|   0|  0|  16|           9|           9|
    |or_ln70_fu_413_p2     |        or|   0|  0|  10|          10|           1|
    |xor_ln70_1_fu_471_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln70_2_fu_519_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln70_3_fu_567_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln70_fu_423_p2    |       xor|   0|  0|  32|          32|          32|
    |xor_ln72_1_fu_499_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln72_2_fu_547_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln72_3_fu_595_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln72_fu_451_p2    |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 627|         550|         525|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |add484_i_fu_72          |   9|          2|   32|         64|
    |add48_15_i_fu_76        |   9|          2|   32|         64|
    |add48_26_i_fu_80        |   9|          2|   32|         64|
    |add48_37_i_fu_84        |   9|          2|   32|         64|
    |ap_NS_fsm               |  31|          6|    1|          6|
    |ap_return_0             |   9|          2|   32|         64|
    |ap_return_1             |   9|          2|   32|         64|
    |grp_fu_303_p0           |  14|          3|   32|         96|
    |grp_fu_308_p0           |  14|          3|   32|         96|
    |grp_fu_313_p0           |  14|          3|   32|         96|
    |grp_fu_318_p0           |  14|          3|   32|         96|
    |i_fu_88                 |   9|          2|    9|         18|
    |mt_rng_mt_e_1_address0  |  14|          3|    9|         27|
    |mt_rng_mt_e_1_ce0       |  14|          3|    1|          3|
    |mt_rng_mt_e_1_ce1       |   9|          2|    1|          2|
    |mt_rng_mt_e_1_d0        |  14|          3|   32|         96|
    |mt_rng_mt_e_1_we0       |  14|          3|    1|          3|
    |mt_rng_mt_e_2_address0  |  14|          3|    9|         27|
    |mt_rng_mt_e_2_ce0       |  14|          3|    1|          3|
    |mt_rng_mt_e_2_ce1       |   9|          2|    1|          2|
    |mt_rng_mt_e_2_d0        |  14|          3|   32|         96|
    |mt_rng_mt_e_2_we0       |  14|          3|    1|          3|
    |mt_rng_mt_e_3_address0  |  14|          3|    9|         27|
    |mt_rng_mt_e_3_ce0       |  14|          3|    1|          3|
    |mt_rng_mt_e_3_ce1       |   9|          2|    1|          2|
    |mt_rng_mt_e_3_d0        |  14|          3|   32|         96|
    |mt_rng_mt_e_3_we0       |  14|          3|    1|          3|
    |mt_rng_mt_e_address0    |  14|          3|    9|         27|
    |mt_rng_mt_e_ce0         |  14|          3|    1|          3|
    |mt_rng_mt_e_ce1         |   9|          2|    1|          2|
    |mt_rng_mt_e_d0          |  14|          3|   32|         96|
    |mt_rng_mt_e_we0         |  14|          3|    1|          3|
    |mt_rng_mt_o_1_address0  |  14|          3|    9|         27|
    |mt_rng_mt_o_1_ce0       |  14|          3|    1|          3|
    |mt_rng_mt_o_1_ce1       |   9|          2|    1|          2|
    |mt_rng_mt_o_1_d0        |  14|          3|   32|         96|
    |mt_rng_mt_o_1_we0       |  14|          3|    1|          3|
    |mt_rng_mt_o_2_address0  |  14|          3|    9|         27|
    |mt_rng_mt_o_2_ce0       |  14|          3|    1|          3|
    |mt_rng_mt_o_2_ce1       |   9|          2|    1|          2|
    |mt_rng_mt_o_2_d0        |  14|          3|   32|         96|
    |mt_rng_mt_o_2_we0       |  14|          3|    1|          3|
    |mt_rng_mt_o_3_address0  |  14|          3|    9|         27|
    |mt_rng_mt_o_3_ce0       |  14|          3|    1|          3|
    |mt_rng_mt_o_3_ce1       |   9|          2|    1|          2|
    |mt_rng_mt_o_3_d0        |  14|          3|   32|         96|
    |mt_rng_mt_o_3_we0       |  14|          3|    1|          3|
    |mt_rng_mt_o_address0    |  14|          3|    9|         27|
    |mt_rng_mt_o_ce0         |  14|          3|    1|          3|
    |mt_rng_mt_o_ce1         |   9|          2|    1|          2|
    |mt_rng_mt_o_d0          |  14|          3|   32|         96|
    |mt_rng_mt_o_we0         |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 670|        144|  682|       1840|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add484_i_fu_72                     |  32|   0|   32|          0|
    |add48_15_i_fu_76                   |  32|   0|   32|          0|
    |add48_26_i_fu_80                   |  32|   0|   32|          0|
    |add48_37_i_fu_84                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_return_0_preg                   |  32|   0|   32|          0|
    |ap_return_1_preg                   |  32|   0|   32|          0|
    |grp_sampleSIM_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_88                            |   9|   0|    9|          0|
    |shl_ln_reg_742                     |   9|   0|   10|          1|
    |xor_ln72_1_reg_752                 |  32|   0|   32|          0|
    |xor_ln72_2_reg_757                 |  32|   0|   32|          0|
    |xor_ln72_3_reg_762                 |  32|   0|   32|          0|
    |xor_ln72_reg_747                   |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 344|   0|  345|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|                  simulation|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|                  simulation|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|                  simulation|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|                  simulation|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|                  simulation|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|                  simulation|  return value|
|ap_return_0                 |  out|   32|  ap_ctrl_hs|                  simulation|  return value|
|ap_return_1                 |  out|   32|  ap_ctrl_hs|                  simulation|  return value|
|this_data_timeT_val1        |   in|   32|     ap_none|        this_data_timeT_val1|        scalar|
|this_data_freeRate_val2     |   in|   32|     ap_none|     this_data_freeRate_val2|        scalar|
|this_data_initPrice_val3    |   in|   32|     ap_none|    this_data_initPrice_val3|        scalar|
|this_data_strikePrice_val4  |   in|   32|     ap_none|  this_data_strikePrice_val4|        scalar|
|this_vol_expect_val5        |   in|   32|     ap_none|        this_vol_expect_val5|        scalar|
|this_vol_kappa_val6         |   in|   32|     ap_none|         this_vol_kappa_val6|        scalar|
|p_read                      |   in|   32|     ap_none|                      p_read|        scalar|
|this_vol_initValue_val7     |   in|   32|     ap_none|     this_vol_initValue_val7|        scalar|
|this_vol_correlation_val8   |   in|   32|     ap_none|   this_vol_correlation_val8|        scalar|
+----------------------------+-----+-----+------------+----------------------------+--------------+

