
*** Running vivado
    with args -log bfloat16_matrix_multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bfloat16_matrix_multiplier.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bfloat16_matrix_multiplier.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 454.770 ; gain = 158.297
Command: read_checkpoint -auto_incremental -incremental C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/mini_project_2/mini_project_2.srcs/utils_1/imports/synth_1/bfloat16_adder_pipelined.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/mini_project_2/mini_project_2.srcs/utils_1/imports/synth_1/bfloat16_adder_pipelined.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top bfloat16_matrix_multiplier -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17876
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 900.301 ; gain = 412.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bfloat16_matrix_multiplier' [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_matrix_multiplier.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bfloat16_mult_pipelined' [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_mult_pipelined.v:1]
	Parameter N bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'bfloat16_mult_pipelined' (0#1) [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_mult_pipelined.v:1]
INFO: [Synth 8-6157] synthesizing module 'bfloat16_adder_pipelined' [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:1]
	Parameter N bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'bfloat16_adder_pipelined' (0#1) [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bfloat16_matrix_multiplier' (0#1) [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_matrix_multiplier.sv:3]
WARNING: [Synth 8-7137] Register op_fin_reg[3] in module bfloat16_adder_pipelined has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:100]
WARNING: [Synth 8-7137] Register mant_sum_reg in module bfloat16_adder_pipelined has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:103]
WARNING: [Synth 8-7137] Register mant_diff_reg in module bfloat16_adder_pipelined has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:104]
WARNING: [Synth 8-7137] Register op_fin_reg[5] in module bfloat16_adder_pipelined has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:138]
WARNING: [Synth 8-7137] Register op_fin_reg[4] in module bfloat16_adder_pipelined has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v:138]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 991.789 ; gain = 504.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 991.789 ; gain = 504.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 991.789 ; gain = 504.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 991.789 ; gain = 504.156
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 45    
	   2 Input    9 Bit       Adders := 18    
	   2 Input    8 Bit       Adders := 45    
	   3 Input    8 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 27    
+---Registers : 
	               16 Bit    Registers := 72    
	                9 Bit    Registers := 108   
	                8 Bit    Registers := 324   
	                7 Bit    Registers := 18    
	                1 Bit    Registers := 432   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 36    
	   2 Input    8 Bit        Muxes := 99    
	   2 Input    7 Bit        Muxes := 36    
	   2 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1264.914 ; gain = 777.281
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1264.914 ; gain = 777.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1297.609 ; gain = 809.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bfloat16_matrix_multiplier | adder_blocks[0].bfloat16_adder_pipelined_partial_adder_0/op_fin_reg[5]    | 3      | 18    | NO           | NO                 | NO                | 18     | 0       | 
|bfloat16_matrix_multiplier | row[0].col[0].dep[0].bfloat16_mult_pipelined/op_fin_reg[3]                | 4      | 27    | YES          | NO                 | YES               | 27     | 0       | 
|bfloat16_matrix_multiplier | adder_blocks[0].bfloat16_adder_pipelined_partial_adder_0/signB_stage2_reg | 5      | 27    | YES          | NO                 | YES               | 27     | 0       | 
|bfloat16_matrix_multiplier | adder_blocks[0].bfloat16_adder_pipelined_final_adder/signA_stage2_reg     | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
+---------------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   585|
|3     |LUT1   |    64|
|4     |LUT2   |  1350|
|5     |LUT3   |   918|
|6     |LUT4   |  1440|
|7     |LUT5   |   567|
|8     |LUT6   |  1854|
|9     |SRL16E |    81|
|10    |FDCE   |  3829|
|11    |FDRE   |   387|
|12    |IBUF   |   317|
|13    |OBUF   |   153|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+----------------------------+------+
|      |Instance                                                     |Module                      |Cells |
+------+-------------------------------------------------------------+----------------------------+------+
|1     |top                                                          |                            | 11546|
|2     |  \adder_blocks[0].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined    |   288|
|3     |  \adder_blocks[0].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_0  |   288|
|4     |  \adder_blocks[1].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_1  |   288|
|5     |  \adder_blocks[1].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_2  |   288|
|6     |  \adder_blocks[2].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_3  |   288|
|7     |  \adder_blocks[2].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_4  |   288|
|8     |  \adder_blocks[3].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_5  |   288|
|9     |  \adder_blocks[3].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_6  |   288|
|10    |  \adder_blocks[4].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_7  |   288|
|11    |  \adder_blocks[4].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_8  |   288|
|12    |  \adder_blocks[5].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_9  |   288|
|13    |  \adder_blocks[5].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_10 |   288|
|14    |  \adder_blocks[6].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_11 |   288|
|15    |  \adder_blocks[6].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_12 |   288|
|16    |  \adder_blocks[7].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_13 |   288|
|17    |  \adder_blocks[7].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_14 |   288|
|18    |  \adder_blocks[8].bfloat16_adder_pipelined_final_adder      |bfloat16_adder_pipelined_15 |   289|
|19    |  \adder_blocks[8].bfloat16_adder_pipelined_partial_adder_0  |bfloat16_adder_pipelined_16 |   288|
|20    |  \row[0].col[0].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined     |   149|
|21    |  \row[0].col[0].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_17  |   148|
|22    |  \row[0].col[0].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_18  |   148|
|23    |  \row[0].col[1].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_19  |   149|
|24    |  \row[0].col[1].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_20  |   148|
|25    |  \row[0].col[1].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_21  |   148|
|26    |  \row[0].col[2].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_22  |   240|
|27    |  \row[0].col[2].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_23  |   239|
|28    |  \row[0].col[2].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_24  |   239|
|29    |  \row[1].col[0].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_25  |   149|
|30    |  \row[1].col[0].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_26  |   148|
|31    |  \row[1].col[0].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_27  |   148|
|32    |  \row[1].col[1].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_28  |   149|
|33    |  \row[1].col[1].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_29  |   148|
|34    |  \row[1].col[1].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_30  |   148|
|35    |  \row[1].col[2].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_31  |   240|
|36    |  \row[1].col[2].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_32  |   239|
|37    |  \row[1].col[2].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_33  |   239|
|38    |  \row[2].col[0].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_34  |   271|
|39    |  \row[2].col[0].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_35  |   270|
|40    |  \row[2].col[0].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_36  |   270|
|41    |  \row[2].col[1].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_37  |   271|
|42    |  \row[2].col[1].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_38  |   270|
|43    |  \row[2].col[1].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_39  |   270|
|44    |  \row[2].col[2].dep[0].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_40  |   350|
|45    |  \row[2].col[2].dep[1].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_41  |   349|
|46    |  \row[2].col[2].dep[2].bfloat16_mult_pipelined              |bfloat16_mult_pipelined_42  |   349|
+------+-------------------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.836 ; gain = 823.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1322.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1365.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ac158071
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1365.797 ; gain = 886.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/mini_project_2/mini_project_2.runs/synth_1/bfloat16_matrix_multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bfloat16_matrix_multiplier_utilization_synth.rpt -pb bfloat16_matrix_multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 14:06:24 2024...
