{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717883500641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717883500641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 15:51:40 2024 " "Processing started: Sat Jun 08 15:51:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717883500641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717883500641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717883500641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717883500910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717883500910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 6 6 " "Found 6 design units, including 6 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717883507436 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgaController " "Found entity 2: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717883507436 ""} { "Info" "ISGN_ENTITY_NAME" "3 videoGen " "Found entity 3: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717883507436 ""} { "Info" "ISGN_ENTITY_NAME" "4 chargenrom " "Found entity 4: chargenrom" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717883507436 ""} { "Info" "ISGN_ENTITY_NAME" "5 rectgen " "Found entity 5: rectgen" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717883507436 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll " "Found entity 6: pll" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717883507436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717883507436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inrect vga.sv(114) " "Verilog HDL Implicit Net warning at vga.sv(114): created implicit net for \"inrect\"" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883507437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717883507456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883507465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883507470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883507476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "text vga.sv(80) " "Verilog HDL or VHDL warning at vga.sv(80): object \"text\" assigned a value but never read" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717883507493 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "text vga.sv(85) " "Verilog HDL warning at vga.sv(85): initial value for variable text should be constant" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 85 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1717883507505 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 vga.sv(97) " "Verilog HDL assignment warning at vga.sv(97): truncated value with size 10 to match size of target (8)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717883507505 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(98) " "Verilog HDL assignment warning at vga.sv(98): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717883507505 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(99) " "Verilog HDL assignment warning at vga.sv(99): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717883507505 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717883507521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen\|chargenrom:charrom " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen\|chargenrom:charrom\"" {  } { { "vga.sv" "charrom" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883507531 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "288 0 2047 vga.sv(134) " "Verilog HDL warning at vga.sv(134): number of words (288) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 134 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1717883507534 "|vga|videoGen:videoGen|chargenrom:charrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 vga.sv(129) " "Net \"charrom.data_a\" at vga.sv(129) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717883507547 "|vga|videoGen:videoGen|chargenrom:charrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 vga.sv(129) " "Net \"charrom.waddr_a\" at vga.sv(129) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717883507547 "|vga|videoGen:videoGen|chargenrom:charrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 vga.sv(129) " "Net \"charrom.we_a\" at vga.sv(129) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717883507547 "|vga|videoGen:videoGen|chargenrom:charrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGen:videoGen\|rectgen:rectgen_inst " "Elaborating entity \"rectgen\" for hierarchy \"videoGen:videoGen\|rectgen:rectgen_inst\"" {  } { { "vga.sv" "rectgen_inst" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883507554 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|chargenrom:charrom\|charrom " "RAM logic \"videoGen:videoGen\|chargenrom:charrom\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/vga.sv" 129 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717883507806 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717883507806 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/db/vga.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/andre/Desktop/TEC/TallerDigital/ProyectoFinal/L_gonzalez_digit_design_final_project/db/vga.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717883507815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717883508188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717883508389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717883508552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717883508552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717883508591 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717883508591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717883508591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717883508591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717883508605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 15:51:48 2024 " "Processing ended: Sat Jun 08 15:51:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717883508605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717883508605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717883508605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717883508605 ""}
