#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020043dd4ae0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020043e55660_0 .net "PC", 31 0, v0000020043e51320_0;  1 drivers
v0000020043e54940_0 .var "clk", 0 0;
v0000020043e55700_0 .net "clkout", 0 0, L_0000020043e572e0;  1 drivers
v0000020043e557a0_0 .net "cycles_consumed", 31 0, v0000020043e544e0_0;  1 drivers
v0000020043e55840_0 .var "rst", 0 0;
S_0000020043d769b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020043dd4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020043defc50 .param/l "RType" 0 4 2, C4<000000>;
P_0000020043defc88 .param/l "add" 0 4 5, C4<100000>;
P_0000020043defcc0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020043defcf8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020043defd30 .param/l "and_" 0 4 5, C4<100100>;
P_0000020043defd68 .param/l "andi" 0 4 8, C4<001100>;
P_0000020043defda0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020043defdd8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020043defe10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020043defe48 .param/l "j" 0 4 12, C4<000010>;
P_0000020043defe80 .param/l "jal" 0 4 12, C4<000011>;
P_0000020043defeb8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020043defef0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020043deff28 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020043deff60 .param/l "or_" 0 4 5, C4<100101>;
P_0000020043deff98 .param/l "ori" 0 4 8, C4<001101>;
P_0000020043deffd0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020043df0008 .param/l "sll" 0 4 6, C4<000000>;
P_0000020043df0040 .param/l "slt" 0 4 5, C4<101010>;
P_0000020043df0078 .param/l "slti" 0 4 8, C4<101010>;
P_0000020043df00b0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020043df00e8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020043df0120 .param/l "subu" 0 4 5, C4<100011>;
P_0000020043df0158 .param/l "sw" 0 4 8, C4<101011>;
P_0000020043df0190 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020043df01c8 .param/l "xori" 0 4 8, C4<001110>;
L_0000020043e56b70 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e57270 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e57040 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e56da0 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e570b0 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e576d0 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e56fd0 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e57350 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e572e0 .functor OR 1, v0000020043e54940_0, v0000020043ddac40_0, C4<0>, C4<0>;
L_0000020043e57580 .functor OR 1, L_0000020043eb0af0, L_0000020043eafe70, C4<0>, C4<0>;
L_0000020043e575f0 .functor AND 1, L_0000020043eb0410, L_0000020043eb0eb0, C4<1>, C4<1>;
L_0000020043e56a20 .functor NOT 1, v0000020043e55840_0, C4<0>, C4<0>, C4<0>;
L_0000020043e56940 .functor OR 1, L_0000020043eb1130, L_0000020043eb0a50, C4<0>, C4<0>;
L_0000020043e56c50 .functor OR 1, L_0000020043e56940, L_0000020043eb1310, C4<0>, C4<0>;
L_0000020043e57120 .functor OR 1, L_0000020043eb0910, L_0000020043eb09b0, C4<0>, C4<0>;
L_0000020043e57820 .functor AND 1, L_0000020043eb07d0, L_0000020043e57120, C4<1>, C4<1>;
L_0000020043e574a0 .functor OR 1, L_0000020043eb3780, L_0000020043eb3320, C4<0>, C4<0>;
L_0000020043e57510 .functor AND 1, L_0000020043eb2240, L_0000020043e574a0, C4<1>, C4<1>;
L_0000020043e56d30 .functor NOT 1, L_0000020043e572e0, C4<0>, C4<0>, C4<0>;
v0000020043e51c80_0 .net "ALUOp", 3 0, v0000020043ddaba0_0;  1 drivers
v0000020043e51e60_0 .net "ALUResult", 31 0, v0000020043e516e0_0;  1 drivers
v0000020043e51500_0 .net "ALUSrc", 0 0, v0000020043dda6a0_0;  1 drivers
v0000020043e515a0_0 .net "ALUin2", 31 0, L_0000020043eb2d80;  1 drivers
v0000020043e0daa0_0 .net "MemReadEn", 0 0, v0000020043dda380_0;  1 drivers
v0000020043e0d960_0 .net "MemWriteEn", 0 0, v0000020043ddaec0_0;  1 drivers
v0000020043e0e7c0_0 .net "MemtoReg", 0 0, v0000020043ddbaa0_0;  1 drivers
v0000020043e0eb80_0 .net "PC", 31 0, v0000020043e51320_0;  alias, 1 drivers
v0000020043e0d640_0 .net "PCPlus1", 31 0, L_0000020043eafa10;  1 drivers
v0000020043e0d500_0 .net "PCsrc", 0 0, v0000020043e504c0_0;  1 drivers
v0000020043e0d820_0 .net "RegDst", 0 0, v0000020043ddba00_0;  1 drivers
v0000020043e0d8c0_0 .net "RegWriteEn", 0 0, v0000020043ddb500_0;  1 drivers
v0000020043e0d0a0_0 .net "WriteRegister", 4 0, L_0000020043eafdd0;  1 drivers
v0000020043e0eae0_0 .net *"_ivl_0", 0 0, L_0000020043e56b70;  1 drivers
L_0000020043e57950 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020043e0ec20_0 .net/2u *"_ivl_10", 4 0, L_0000020043e57950;  1 drivers
L_0000020043e57d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0e360_0 .net *"_ivl_101", 15 0, L_0000020043e57d40;  1 drivers
v0000020043e0d000_0 .net *"_ivl_102", 31 0, L_0000020043eb1270;  1 drivers
L_0000020043e57d88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0de60_0 .net *"_ivl_105", 25 0, L_0000020043e57d88;  1 drivers
L_0000020043e57dd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0df00_0 .net/2u *"_ivl_106", 31 0, L_0000020043e57dd0;  1 drivers
v0000020043e0e040_0 .net *"_ivl_108", 0 0, L_0000020043eb0410;  1 drivers
L_0000020043e57e18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020043e0db40_0 .net/2u *"_ivl_110", 5 0, L_0000020043e57e18;  1 drivers
v0000020043e0e720_0 .net *"_ivl_112", 0 0, L_0000020043eb0eb0;  1 drivers
v0000020043e0e540_0 .net *"_ivl_115", 0 0, L_0000020043e575f0;  1 drivers
v0000020043e0dbe0_0 .net *"_ivl_116", 47 0, L_0000020043eaf970;  1 drivers
L_0000020043e57e60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0ddc0_0 .net *"_ivl_119", 15 0, L_0000020043e57e60;  1 drivers
L_0000020043e57998 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020043e0e4a0_0 .net/2u *"_ivl_12", 5 0, L_0000020043e57998;  1 drivers
v0000020043e0da00_0 .net *"_ivl_120", 47 0, L_0000020043eb0230;  1 drivers
L_0000020043e57ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0d6e0_0 .net *"_ivl_123", 15 0, L_0000020043e57ea8;  1 drivers
v0000020043e0e220_0 .net *"_ivl_125", 0 0, L_0000020043eaff10;  1 drivers
v0000020043e0ecc0_0 .net *"_ivl_126", 31 0, L_0000020043eafb50;  1 drivers
v0000020043e0e0e0_0 .net *"_ivl_128", 47 0, L_0000020043eb0730;  1 drivers
v0000020043e0e5e0_0 .net *"_ivl_130", 47 0, L_0000020043eb0f50;  1 drivers
v0000020043e0dfa0_0 .net *"_ivl_132", 47 0, L_0000020043eb16d0;  1 drivers
v0000020043e0d140_0 .net *"_ivl_134", 47 0, L_0000020043eafd30;  1 drivers
v0000020043e0e400_0 .net *"_ivl_14", 0 0, L_0000020043e55a20;  1 drivers
v0000020043e0ed60_0 .net *"_ivl_140", 0 0, L_0000020043e56a20;  1 drivers
L_0000020043e57f38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0dc80_0 .net/2u *"_ivl_142", 31 0, L_0000020043e57f38;  1 drivers
L_0000020043e58010 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020043e0e680_0 .net/2u *"_ivl_146", 5 0, L_0000020043e58010;  1 drivers
v0000020043e0e860_0 .net *"_ivl_148", 0 0, L_0000020043eb1130;  1 drivers
L_0000020043e58058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020043e0d1e0_0 .net/2u *"_ivl_150", 5 0, L_0000020043e58058;  1 drivers
v0000020043e0eea0_0 .net *"_ivl_152", 0 0, L_0000020043eb0a50;  1 drivers
v0000020043e0d5a0_0 .net *"_ivl_155", 0 0, L_0000020043e56940;  1 drivers
L_0000020043e580a0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020043e0e180_0 .net/2u *"_ivl_156", 5 0, L_0000020043e580a0;  1 drivers
v0000020043e0d460_0 .net *"_ivl_158", 0 0, L_0000020043eb1310;  1 drivers
L_0000020043e579e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020043e0e900_0 .net/2u *"_ivl_16", 4 0, L_0000020043e579e0;  1 drivers
v0000020043e0d280_0 .net *"_ivl_161", 0 0, L_0000020043e56c50;  1 drivers
L_0000020043e580e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0d780_0 .net/2u *"_ivl_162", 15 0, L_0000020043e580e8;  1 drivers
v0000020043e0e9a0_0 .net *"_ivl_164", 31 0, L_0000020043eb0050;  1 drivers
v0000020043e0ea40_0 .net *"_ivl_167", 0 0, L_0000020043eb00f0;  1 drivers
v0000020043e0d3c0_0 .net *"_ivl_168", 15 0, L_0000020043eb0370;  1 drivers
v0000020043e0d320_0 .net *"_ivl_170", 31 0, L_0000020043eb0c30;  1 drivers
v0000020043e0dd20_0 .net *"_ivl_174", 31 0, L_0000020043eb0550;  1 drivers
L_0000020043e58130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0ee00_0 .net *"_ivl_177", 25 0, L_0000020043e58130;  1 drivers
L_0000020043e58178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e0e2c0_0 .net/2u *"_ivl_178", 31 0, L_0000020043e58178;  1 drivers
v0000020043e52610_0 .net *"_ivl_180", 0 0, L_0000020043eb07d0;  1 drivers
L_0000020043e581c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020043e53330_0 .net/2u *"_ivl_182", 5 0, L_0000020043e581c0;  1 drivers
v0000020043e52a70_0 .net *"_ivl_184", 0 0, L_0000020043eb0910;  1 drivers
L_0000020043e58208 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020043e538d0_0 .net/2u *"_ivl_186", 5 0, L_0000020043e58208;  1 drivers
v0000020043e52110_0 .net *"_ivl_188", 0 0, L_0000020043eb09b0;  1 drivers
v0000020043e527f0_0 .net *"_ivl_19", 4 0, L_0000020043e55de0;  1 drivers
v0000020043e53dd0_0 .net *"_ivl_191", 0 0, L_0000020043e57120;  1 drivers
v0000020043e52e30_0 .net *"_ivl_193", 0 0, L_0000020043e57820;  1 drivers
L_0000020043e58250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020043e52250_0 .net/2u *"_ivl_194", 5 0, L_0000020043e58250;  1 drivers
v0000020043e522f0_0 .net *"_ivl_196", 0 0, L_0000020043eb22e0;  1 drivers
L_0000020043e58298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020043e52ed0_0 .net/2u *"_ivl_198", 31 0, L_0000020043e58298;  1 drivers
L_0000020043e57908 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020043e53010_0 .net/2u *"_ivl_2", 5 0, L_0000020043e57908;  1 drivers
v0000020043e533d0_0 .net *"_ivl_20", 4 0, L_0000020043e549e0;  1 drivers
v0000020043e53790_0 .net *"_ivl_200", 31 0, L_0000020043eb2420;  1 drivers
v0000020043e53470_0 .net *"_ivl_204", 31 0, L_0000020043eb2600;  1 drivers
L_0000020043e582e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e53510_0 .net *"_ivl_207", 25 0, L_0000020043e582e0;  1 drivers
L_0000020043e58328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e53c90_0 .net/2u *"_ivl_208", 31 0, L_0000020043e58328;  1 drivers
v0000020043e524d0_0 .net *"_ivl_210", 0 0, L_0000020043eb2240;  1 drivers
L_0000020043e58370 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020043e52b10_0 .net/2u *"_ivl_212", 5 0, L_0000020043e58370;  1 drivers
v0000020043e535b0_0 .net *"_ivl_214", 0 0, L_0000020043eb3780;  1 drivers
L_0000020043e583b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020043e53d30_0 .net/2u *"_ivl_216", 5 0, L_0000020043e583b8;  1 drivers
v0000020043e53830_0 .net *"_ivl_218", 0 0, L_0000020043eb3320;  1 drivers
v0000020043e53fb0_0 .net *"_ivl_221", 0 0, L_0000020043e574a0;  1 drivers
v0000020043e53650_0 .net *"_ivl_223", 0 0, L_0000020043e57510;  1 drivers
L_0000020043e58400 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020043e53970_0 .net/2u *"_ivl_224", 5 0, L_0000020043e58400;  1 drivers
v0000020043e53e70_0 .net *"_ivl_226", 0 0, L_0000020043eb2920;  1 drivers
v0000020043e53a10_0 .net *"_ivl_228", 31 0, L_0000020043eb2740;  1 drivers
v0000020043e536f0_0 .net *"_ivl_24", 0 0, L_0000020043e57040;  1 drivers
L_0000020043e57a28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020043e52f70_0 .net/2u *"_ivl_26", 4 0, L_0000020043e57a28;  1 drivers
v0000020043e53ab0_0 .net *"_ivl_29", 4 0, L_0000020043e54b20;  1 drivers
v0000020043e53b50_0 .net *"_ivl_32", 0 0, L_0000020043e56da0;  1 drivers
L_0000020043e57a70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020043e53bf0_0 .net/2u *"_ivl_34", 4 0, L_0000020043e57a70;  1 drivers
v0000020043e53f10_0 .net *"_ivl_37", 4 0, L_0000020043e54d00;  1 drivers
v0000020043e521b0_0 .net *"_ivl_40", 0 0, L_0000020043e570b0;  1 drivers
L_0000020043e57ab8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e52390_0 .net/2u *"_ivl_42", 15 0, L_0000020043e57ab8;  1 drivers
v0000020043e52570_0 .net *"_ivl_45", 15 0, L_0000020043eb13b0;  1 drivers
v0000020043e52430_0 .net *"_ivl_48", 0 0, L_0000020043e576d0;  1 drivers
v0000020043e526b0_0 .net *"_ivl_5", 5 0, L_0000020043e54260;  1 drivers
L_0000020043e57b00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e52750_0 .net/2u *"_ivl_50", 36 0, L_0000020043e57b00;  1 drivers
L_0000020043e57b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e52890_0 .net/2u *"_ivl_52", 31 0, L_0000020043e57b48;  1 drivers
v0000020043e53290_0 .net *"_ivl_55", 4 0, L_0000020043eb1590;  1 drivers
v0000020043e53150_0 .net *"_ivl_56", 36 0, L_0000020043eb1450;  1 drivers
v0000020043e52930_0 .net *"_ivl_58", 36 0, L_0000020043eb0d70;  1 drivers
v0000020043e530b0_0 .net *"_ivl_62", 0 0, L_0000020043e56fd0;  1 drivers
L_0000020043e57b90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020043e529d0_0 .net/2u *"_ivl_64", 5 0, L_0000020043e57b90;  1 drivers
v0000020043e531f0_0 .net *"_ivl_67", 5 0, L_0000020043eb1810;  1 drivers
v0000020043e52bb0_0 .net *"_ivl_70", 0 0, L_0000020043e57350;  1 drivers
L_0000020043e57bd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e52c50_0 .net/2u *"_ivl_72", 57 0, L_0000020043e57bd8;  1 drivers
L_0000020043e57c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e52cf0_0 .net/2u *"_ivl_74", 31 0, L_0000020043e57c20;  1 drivers
v0000020043e52d90_0 .net *"_ivl_77", 25 0, L_0000020043eb05f0;  1 drivers
v0000020043e546c0_0 .net *"_ivl_78", 57 0, L_0000020043eb1630;  1 drivers
v0000020043e54440_0 .net *"_ivl_8", 0 0, L_0000020043e57270;  1 drivers
v0000020043e55980_0 .net *"_ivl_80", 57 0, L_0000020043eb0190;  1 drivers
L_0000020043e57c68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020043e55fc0_0 .net/2u *"_ivl_84", 31 0, L_0000020043e57c68;  1 drivers
L_0000020043e57cb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020043e55f20_0 .net/2u *"_ivl_88", 5 0, L_0000020043e57cb0;  1 drivers
v0000020043e55340_0 .net *"_ivl_90", 0 0, L_0000020043eb0af0;  1 drivers
L_0000020043e57cf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020043e555c0_0 .net/2u *"_ivl_92", 5 0, L_0000020043e57cf8;  1 drivers
v0000020043e54bc0_0 .net *"_ivl_94", 0 0, L_0000020043eafe70;  1 drivers
v0000020043e54760_0 .net *"_ivl_97", 0 0, L_0000020043e57580;  1 drivers
v0000020043e55e80_0 .net *"_ivl_98", 47 0, L_0000020043eafab0;  1 drivers
v0000020043e54120_0 .net "adderResult", 31 0, L_0000020043eb0e10;  1 drivers
v0000020043e55b60_0 .net "address", 31 0, L_0000020043eb11d0;  1 drivers
v0000020043e55c00_0 .net "clk", 0 0, L_0000020043e572e0;  alias, 1 drivers
v0000020043e544e0_0 .var "cycles_consumed", 31 0;
v0000020043e54e40_0 .net "extImm", 31 0, L_0000020043eb0cd0;  1 drivers
v0000020043e54800_0 .net "funct", 5 0, L_0000020043eb14f0;  1 drivers
v0000020043e54300_0 .net "hlt", 0 0, v0000020043ddac40_0;  1 drivers
v0000020043e55160_0 .net "imm", 15 0, L_0000020043eafc90;  1 drivers
v0000020043e553e0_0 .net "immediate", 31 0, L_0000020043eb2ce0;  1 drivers
v0000020043e54620_0 .net "input_clk", 0 0, v0000020043e54940_0;  1 drivers
v0000020043e54ee0_0 .net "instruction", 31 0, L_0000020043eafbf0;  1 drivers
v0000020043e54f80_0 .net "memoryReadData", 31 0, v0000020043e50ec0_0;  1 drivers
v0000020043e55d40_0 .net "nextPC", 31 0, L_0000020043eb0ff0;  1 drivers
v0000020043e543a0_0 .net "opcode", 5 0, L_0000020043e558e0;  1 drivers
v0000020043e55200_0 .net "rd", 4 0, L_0000020043e54a80;  1 drivers
v0000020043e552a0_0 .net "readData1", 31 0, L_0000020043e56f60;  1 drivers
v0000020043e55ac0_0 .net "readData1_w", 31 0, L_0000020043eb31e0;  1 drivers
v0000020043e541c0_0 .net "readData2", 31 0, L_0000020043e57740;  1 drivers
v0000020043e55ca0_0 .net "rs", 4 0, L_0000020043e54c60;  1 drivers
v0000020043e55020_0 .net "rst", 0 0, v0000020043e55840_0;  1 drivers
v0000020043e550c0_0 .net "rt", 4 0, L_0000020043e54da0;  1 drivers
v0000020043e548a0_0 .net "shamt", 31 0, L_0000020043eb0b90;  1 drivers
v0000020043e54580_0 .net "wire_instruction", 31 0, L_0000020043e57660;  1 drivers
v0000020043e55480_0 .net "writeData", 31 0, L_0000020043eb3280;  1 drivers
v0000020043e55520_0 .net "zero", 0 0, L_0000020043eb33c0;  1 drivers
L_0000020043e54260 .part L_0000020043eafbf0, 26, 6;
L_0000020043e558e0 .functor MUXZ 6, L_0000020043e54260, L_0000020043e57908, L_0000020043e56b70, C4<>;
L_0000020043e55a20 .cmp/eq 6, L_0000020043e558e0, L_0000020043e57998;
L_0000020043e55de0 .part L_0000020043eafbf0, 11, 5;
L_0000020043e549e0 .functor MUXZ 5, L_0000020043e55de0, L_0000020043e579e0, L_0000020043e55a20, C4<>;
L_0000020043e54a80 .functor MUXZ 5, L_0000020043e549e0, L_0000020043e57950, L_0000020043e57270, C4<>;
L_0000020043e54b20 .part L_0000020043eafbf0, 21, 5;
L_0000020043e54c60 .functor MUXZ 5, L_0000020043e54b20, L_0000020043e57a28, L_0000020043e57040, C4<>;
L_0000020043e54d00 .part L_0000020043eafbf0, 16, 5;
L_0000020043e54da0 .functor MUXZ 5, L_0000020043e54d00, L_0000020043e57a70, L_0000020043e56da0, C4<>;
L_0000020043eb13b0 .part L_0000020043eafbf0, 0, 16;
L_0000020043eafc90 .functor MUXZ 16, L_0000020043eb13b0, L_0000020043e57ab8, L_0000020043e570b0, C4<>;
L_0000020043eb1590 .part L_0000020043eafbf0, 6, 5;
L_0000020043eb1450 .concat [ 5 32 0 0], L_0000020043eb1590, L_0000020043e57b48;
L_0000020043eb0d70 .functor MUXZ 37, L_0000020043eb1450, L_0000020043e57b00, L_0000020043e576d0, C4<>;
L_0000020043eb0b90 .part L_0000020043eb0d70, 0, 32;
L_0000020043eb1810 .part L_0000020043eafbf0, 0, 6;
L_0000020043eb14f0 .functor MUXZ 6, L_0000020043eb1810, L_0000020043e57b90, L_0000020043e56fd0, C4<>;
L_0000020043eb05f0 .part L_0000020043eafbf0, 0, 26;
L_0000020043eb1630 .concat [ 26 32 0 0], L_0000020043eb05f0, L_0000020043e57c20;
L_0000020043eb0190 .functor MUXZ 58, L_0000020043eb1630, L_0000020043e57bd8, L_0000020043e57350, C4<>;
L_0000020043eb11d0 .part L_0000020043eb0190, 0, 32;
L_0000020043eafa10 .arith/sum 32, v0000020043e51320_0, L_0000020043e57c68;
L_0000020043eb0af0 .cmp/eq 6, L_0000020043e558e0, L_0000020043e57cb0;
L_0000020043eafe70 .cmp/eq 6, L_0000020043e558e0, L_0000020043e57cf8;
L_0000020043eafab0 .concat [ 32 16 0 0], L_0000020043eb11d0, L_0000020043e57d40;
L_0000020043eb1270 .concat [ 6 26 0 0], L_0000020043e558e0, L_0000020043e57d88;
L_0000020043eb0410 .cmp/eq 32, L_0000020043eb1270, L_0000020043e57dd0;
L_0000020043eb0eb0 .cmp/eq 6, L_0000020043eb14f0, L_0000020043e57e18;
L_0000020043eaf970 .concat [ 32 16 0 0], L_0000020043e56f60, L_0000020043e57e60;
L_0000020043eb0230 .concat [ 32 16 0 0], v0000020043e51320_0, L_0000020043e57ea8;
L_0000020043eaff10 .part L_0000020043eafc90, 15, 1;
LS_0000020043eafb50_0_0 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_4 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_8 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_12 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_16 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_20 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_24 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_0_28 .concat [ 1 1 1 1], L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10, L_0000020043eaff10;
LS_0000020043eafb50_1_0 .concat [ 4 4 4 4], LS_0000020043eafb50_0_0, LS_0000020043eafb50_0_4, LS_0000020043eafb50_0_8, LS_0000020043eafb50_0_12;
LS_0000020043eafb50_1_4 .concat [ 4 4 4 4], LS_0000020043eafb50_0_16, LS_0000020043eafb50_0_20, LS_0000020043eafb50_0_24, LS_0000020043eafb50_0_28;
L_0000020043eafb50 .concat [ 16 16 0 0], LS_0000020043eafb50_1_0, LS_0000020043eafb50_1_4;
L_0000020043eb0730 .concat [ 16 32 0 0], L_0000020043eafc90, L_0000020043eafb50;
L_0000020043eb0f50 .arith/sum 48, L_0000020043eb0230, L_0000020043eb0730;
L_0000020043eb16d0 .functor MUXZ 48, L_0000020043eb0f50, L_0000020043eaf970, L_0000020043e575f0, C4<>;
L_0000020043eafd30 .functor MUXZ 48, L_0000020043eb16d0, L_0000020043eafab0, L_0000020043e57580, C4<>;
L_0000020043eb0e10 .part L_0000020043eafd30, 0, 32;
L_0000020043eb0ff0 .functor MUXZ 32, L_0000020043eafa10, L_0000020043eb0e10, v0000020043e504c0_0, C4<>;
L_0000020043eafbf0 .functor MUXZ 32, L_0000020043e57660, L_0000020043e57f38, L_0000020043e56a20, C4<>;
L_0000020043eb1130 .cmp/eq 6, L_0000020043e558e0, L_0000020043e58010;
L_0000020043eb0a50 .cmp/eq 6, L_0000020043e558e0, L_0000020043e58058;
L_0000020043eb1310 .cmp/eq 6, L_0000020043e558e0, L_0000020043e580a0;
L_0000020043eb0050 .concat [ 16 16 0 0], L_0000020043eafc90, L_0000020043e580e8;
L_0000020043eb00f0 .part L_0000020043eafc90, 15, 1;
LS_0000020043eb0370_0_0 .concat [ 1 1 1 1], L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0;
LS_0000020043eb0370_0_4 .concat [ 1 1 1 1], L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0;
LS_0000020043eb0370_0_8 .concat [ 1 1 1 1], L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0;
LS_0000020043eb0370_0_12 .concat [ 1 1 1 1], L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0, L_0000020043eb00f0;
L_0000020043eb0370 .concat [ 4 4 4 4], LS_0000020043eb0370_0_0, LS_0000020043eb0370_0_4, LS_0000020043eb0370_0_8, LS_0000020043eb0370_0_12;
L_0000020043eb0c30 .concat [ 16 16 0 0], L_0000020043eafc90, L_0000020043eb0370;
L_0000020043eb0cd0 .functor MUXZ 32, L_0000020043eb0c30, L_0000020043eb0050, L_0000020043e56c50, C4<>;
L_0000020043eb0550 .concat [ 6 26 0 0], L_0000020043e558e0, L_0000020043e58130;
L_0000020043eb07d0 .cmp/eq 32, L_0000020043eb0550, L_0000020043e58178;
L_0000020043eb0910 .cmp/eq 6, L_0000020043eb14f0, L_0000020043e581c0;
L_0000020043eb09b0 .cmp/eq 6, L_0000020043eb14f0, L_0000020043e58208;
L_0000020043eb22e0 .cmp/eq 6, L_0000020043e558e0, L_0000020043e58250;
L_0000020043eb2420 .functor MUXZ 32, L_0000020043eb0cd0, L_0000020043e58298, L_0000020043eb22e0, C4<>;
L_0000020043eb2ce0 .functor MUXZ 32, L_0000020043eb2420, L_0000020043eb0b90, L_0000020043e57820, C4<>;
L_0000020043eb2600 .concat [ 6 26 0 0], L_0000020043e558e0, L_0000020043e582e0;
L_0000020043eb2240 .cmp/eq 32, L_0000020043eb2600, L_0000020043e58328;
L_0000020043eb3780 .cmp/eq 6, L_0000020043eb14f0, L_0000020043e58370;
L_0000020043eb3320 .cmp/eq 6, L_0000020043eb14f0, L_0000020043e583b8;
L_0000020043eb2920 .cmp/eq 6, L_0000020043e558e0, L_0000020043e58400;
L_0000020043eb2740 .functor MUXZ 32, L_0000020043e56f60, v0000020043e51320_0, L_0000020043eb2920, C4<>;
L_0000020043eb31e0 .functor MUXZ 32, L_0000020043eb2740, L_0000020043e57740, L_0000020043e57510, C4<>;
S_0000020043d76b40 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020043de3f80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020043e56e10 .functor NOT 1, v0000020043dda6a0_0, C4<0>, C4<0>, C4<0>;
v0000020043ddb780_0 .net *"_ivl_0", 0 0, L_0000020043e56e10;  1 drivers
v0000020043dda7e0_0 .net "in1", 31 0, L_0000020043e57740;  alias, 1 drivers
v0000020043dd9c00_0 .net "in2", 31 0, L_0000020043eb2ce0;  alias, 1 drivers
v0000020043dda100_0 .net "out", 31 0, L_0000020043eb2d80;  alias, 1 drivers
v0000020043ddab00_0 .net "s", 0 0, v0000020043dda6a0_0;  alias, 1 drivers
L_0000020043eb2d80 .functor MUXZ 32, L_0000020043eb2ce0, L_0000020043e57740, L_0000020043e56e10, C4<>;
S_0000020043c969a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020043e08290 .param/l "RType" 0 4 2, C4<000000>;
P_0000020043e082c8 .param/l "add" 0 4 5, C4<100000>;
P_0000020043e08300 .param/l "addi" 0 4 8, C4<001000>;
P_0000020043e08338 .param/l "addu" 0 4 5, C4<100001>;
P_0000020043e08370 .param/l "and_" 0 4 5, C4<100100>;
P_0000020043e083a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020043e083e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020043e08418 .param/l "bne" 0 4 10, C4<000101>;
P_0000020043e08450 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020043e08488 .param/l "j" 0 4 12, C4<000010>;
P_0000020043e084c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020043e084f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020043e08530 .param/l "lw" 0 4 8, C4<100011>;
P_0000020043e08568 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020043e085a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020043e085d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020043e08610 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020043e08648 .param/l "sll" 0 4 6, C4<000000>;
P_0000020043e08680 .param/l "slt" 0 4 5, C4<101010>;
P_0000020043e086b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020043e086f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020043e08728 .param/l "sub" 0 4 5, C4<100010>;
P_0000020043e08760 .param/l "subu" 0 4 5, C4<100011>;
P_0000020043e08798 .param/l "sw" 0 4 8, C4<101011>;
P_0000020043e087d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020043e08808 .param/l "xori" 0 4 8, C4<001110>;
v0000020043ddaba0_0 .var "ALUOp", 3 0;
v0000020043dda6a0_0 .var "ALUSrc", 0 0;
v0000020043dda380_0 .var "MemReadEn", 0 0;
v0000020043ddaec0_0 .var "MemWriteEn", 0 0;
v0000020043ddbaa0_0 .var "MemtoReg", 0 0;
v0000020043ddba00_0 .var "RegDst", 0 0;
v0000020043ddb500_0 .var "RegWriteEn", 0 0;
v0000020043ddb280_0 .net "funct", 5 0, L_0000020043eb14f0;  alias, 1 drivers
v0000020043ddac40_0 .var "hlt", 0 0;
v0000020043dd9de0_0 .net "opcode", 5 0, L_0000020043e558e0;  alias, 1 drivers
v0000020043ddb3c0_0 .net "rst", 0 0, v0000020043e55840_0;  alias, 1 drivers
E_0000020043de4840 .event anyedge, v0000020043ddb3c0_0, v0000020043dd9de0_0, v0000020043ddb280_0;
S_0000020043c96b30 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020043de4b00 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020043e57660 .functor BUFZ 32, L_0000020043eb02d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020043ddace0_0 .net "Data_Out", 31 0, L_0000020043e57660;  alias, 1 drivers
v0000020043dda420 .array "InstMem", 0 1023, 31 0;
v0000020043dda240_0 .net *"_ivl_0", 31 0, L_0000020043eb02d0;  1 drivers
v0000020043dda880_0 .net *"_ivl_3", 9 0, L_0000020043eb0870;  1 drivers
v0000020043ddae20_0 .net *"_ivl_4", 11 0, L_0000020043eb1090;  1 drivers
L_0000020043e57ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020043ddb5a0_0 .net *"_ivl_7", 1 0, L_0000020043e57ef0;  1 drivers
v0000020043ddb640_0 .net "addr", 31 0, v0000020043e51320_0;  alias, 1 drivers
v0000020043dda9c0_0 .var/i "i", 31 0;
L_0000020043eb02d0 .array/port v0000020043dda420, L_0000020043eb1090;
L_0000020043eb0870 .part v0000020043e51320_0, 0, 10;
L_0000020043eb1090 .concat [ 10 2 0 0], L_0000020043eb0870, L_0000020043e57ef0;
S_0000020043d747e0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020043e56f60 .functor BUFZ 32, L_0000020043eaffb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020043e57740 .functor BUFZ 32, L_0000020043eb04b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020043dda4c0_0 .net *"_ivl_0", 31 0, L_0000020043eaffb0;  1 drivers
v0000020043ddaa60_0 .net *"_ivl_10", 6 0, L_0000020043eb1770;  1 drivers
L_0000020043e57fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020043ddaf60_0 .net *"_ivl_13", 1 0, L_0000020043e57fc8;  1 drivers
v0000020043db87a0_0 .net *"_ivl_2", 6 0, L_0000020043eb0690;  1 drivers
L_0000020043e57f80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020043db85c0_0 .net *"_ivl_5", 1 0, L_0000020043e57f80;  1 drivers
v0000020043e510a0_0 .net *"_ivl_8", 31 0, L_0000020043eb04b0;  1 drivers
v0000020043e51a00_0 .net "clk", 0 0, L_0000020043e572e0;  alias, 1 drivers
v0000020043e51280_0 .var/i "i", 31 0;
v0000020043e50240_0 .net "readData1", 31 0, L_0000020043e56f60;  alias, 1 drivers
v0000020043e50b00_0 .net "readData2", 31 0, L_0000020043e57740;  alias, 1 drivers
v0000020043e50a60_0 .net "readRegister1", 4 0, L_0000020043e54c60;  alias, 1 drivers
v0000020043e513c0_0 .net "readRegister2", 4 0, L_0000020043e54da0;  alias, 1 drivers
v0000020043e51fa0 .array "registers", 31 0, 31 0;
v0000020043e50420_0 .net "rst", 0 0, v0000020043e55840_0;  alias, 1 drivers
v0000020043e518c0_0 .net "we", 0 0, v0000020043ddb500_0;  alias, 1 drivers
v0000020043e50880_0 .net "writeData", 31 0, L_0000020043eb3280;  alias, 1 drivers
v0000020043e50ba0_0 .net "writeRegister", 4 0, L_0000020043eafdd0;  alias, 1 drivers
E_0000020043de4b40/0 .event negedge, v0000020043ddb3c0_0;
E_0000020043de4b40/1 .event posedge, v0000020043e51a00_0;
E_0000020043de4b40 .event/or E_0000020043de4b40/0, E_0000020043de4b40/1;
L_0000020043eaffb0 .array/port v0000020043e51fa0, L_0000020043eb0690;
L_0000020043eb0690 .concat [ 5 2 0 0], L_0000020043e54c60, L_0000020043e57f80;
L_0000020043eb04b0 .array/port v0000020043e51fa0, L_0000020043eb1770;
L_0000020043eb1770 .concat [ 5 2 0 0], L_0000020043e54da0, L_0000020043e57fc8;
S_0000020043d74970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020043d747e0;
 .timescale 0 0;
v0000020043ddb6e0_0 .var/i "i", 31 0;
S_0000020043da4e30 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020043de4440 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020043e57190 .functor NOT 1, v0000020043ddba00_0, C4<0>, C4<0>, C4<0>;
v0000020043e51aa0_0 .net *"_ivl_0", 0 0, L_0000020043e57190;  1 drivers
v0000020043e51140_0 .net "in1", 4 0, L_0000020043e54da0;  alias, 1 drivers
v0000020043e50740_0 .net "in2", 4 0, L_0000020043e54a80;  alias, 1 drivers
v0000020043e50600_0 .net "out", 4 0, L_0000020043eafdd0;  alias, 1 drivers
v0000020043e501a0_0 .net "s", 0 0, v0000020043ddba00_0;  alias, 1 drivers
L_0000020043eafdd0 .functor MUXZ 5, L_0000020043e54a80, L_0000020043e54da0, L_0000020043e57190, C4<>;
S_0000020043da4fc0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020043de4b80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020043e56e80 .functor NOT 1, v0000020043ddbaa0_0, C4<0>, C4<0>, C4<0>;
v0000020043e50100_0 .net *"_ivl_0", 0 0, L_0000020043e56e80;  1 drivers
v0000020043e51000_0 .net "in1", 31 0, v0000020043e516e0_0;  alias, 1 drivers
v0000020043e51dc0_0 .net "in2", 31 0, v0000020043e50ec0_0;  alias, 1 drivers
v0000020043e50ce0_0 .net "out", 31 0, L_0000020043eb3280;  alias, 1 drivers
v0000020043e51960_0 .net "s", 0 0, v0000020043ddbaa0_0;  alias, 1 drivers
L_0000020043eb3280 .functor MUXZ 32, v0000020043e50ec0_0, v0000020043e516e0_0, L_0000020043e56e80, C4<>;
S_0000020043d904e0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020043d90670 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020043d906a8 .param/l "AND" 0 9 12, C4<0010>;
P_0000020043d906e0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020043d90718 .param/l "OR" 0 9 12, C4<0011>;
P_0000020043d90750 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020043d90788 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020043d907c0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020043d907f8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020043d90830 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020043d90868 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020043d908a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020043d908d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020043e58448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020043e502e0_0 .net/2u *"_ivl_0", 31 0, L_0000020043e58448;  1 drivers
v0000020043e50380_0 .net "opSel", 3 0, v0000020043ddaba0_0;  alias, 1 drivers
v0000020043e50c40_0 .net "operand1", 31 0, L_0000020043eb31e0;  alias, 1 drivers
v0000020043e50d80_0 .net "operand2", 31 0, L_0000020043eb2d80;  alias, 1 drivers
v0000020043e516e0_0 .var "result", 31 0;
v0000020043e51d20_0 .net "zero", 0 0, L_0000020043eb33c0;  alias, 1 drivers
E_0000020043de4bc0 .event anyedge, v0000020043ddaba0_0, v0000020043e50c40_0, v0000020043dda100_0;
L_0000020043eb33c0 .cmp/eq 32, v0000020043e516e0_0, L_0000020043e58448;
S_0000020043d56a70 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020043e08850 .param/l "RType" 0 4 2, C4<000000>;
P_0000020043e08888 .param/l "add" 0 4 5, C4<100000>;
P_0000020043e088c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020043e088f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020043e08930 .param/l "and_" 0 4 5, C4<100100>;
P_0000020043e08968 .param/l "andi" 0 4 8, C4<001100>;
P_0000020043e089a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020043e089d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020043e08a10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020043e08a48 .param/l "j" 0 4 12, C4<000010>;
P_0000020043e08a80 .param/l "jal" 0 4 12, C4<000011>;
P_0000020043e08ab8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020043e08af0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020043e08b28 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020043e08b60 .param/l "or_" 0 4 5, C4<100101>;
P_0000020043e08b98 .param/l "ori" 0 4 8, C4<001101>;
P_0000020043e08bd0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020043e08c08 .param/l "sll" 0 4 6, C4<000000>;
P_0000020043e08c40 .param/l "slt" 0 4 5, C4<101010>;
P_0000020043e08c78 .param/l "slti" 0 4 8, C4<101010>;
P_0000020043e08cb0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020043e08ce8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020043e08d20 .param/l "subu" 0 4 5, C4<100011>;
P_0000020043e08d58 .param/l "sw" 0 4 8, C4<101011>;
P_0000020043e08d90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020043e08dc8 .param/l "xori" 0 4 8, C4<001110>;
v0000020043e504c0_0 .var "PCsrc", 0 0;
v0000020043e507e0_0 .net "funct", 5 0, L_0000020043eb14f0;  alias, 1 drivers
v0000020043e50f60_0 .net "opcode", 5 0, L_0000020043e558e0;  alias, 1 drivers
v0000020043e50560_0 .net "operand1", 31 0, L_0000020043e56f60;  alias, 1 drivers
v0000020043e506a0_0 .net "operand2", 31 0, L_0000020043eb2d80;  alias, 1 drivers
v0000020043e50920_0 .net "rst", 0 0, v0000020043e55840_0;  alias, 1 drivers
E_0000020043de4c40/0 .event anyedge, v0000020043ddb3c0_0, v0000020043dd9de0_0, v0000020043e50240_0, v0000020043dda100_0;
E_0000020043de4c40/1 .event anyedge, v0000020043ddb280_0;
E_0000020043de4c40 .event/or E_0000020043de4c40/0, E_0000020043de4c40/1;
S_0000020043e08e10 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020043e51820 .array "DataMem", 0 1023, 31 0;
v0000020043e51640_0 .net "address", 31 0, v0000020043e516e0_0;  alias, 1 drivers
v0000020043e51be0_0 .net "clock", 0 0, L_0000020043e56d30;  1 drivers
v0000020043e50e20_0 .net "data", 31 0, L_0000020043e57740;  alias, 1 drivers
v0000020043e51780_0 .var/i "i", 31 0;
v0000020043e50ec0_0 .var "q", 31 0;
v0000020043e509c0_0 .net "rden", 0 0, v0000020043dda380_0;  alias, 1 drivers
v0000020043e51b40_0 .net "wren", 0 0, v0000020043ddaec0_0;  alias, 1 drivers
E_0000020043de40c0 .event posedge, v0000020043e51be0_0;
S_0000020043d56c00 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000020043d769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020043de4580 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020043e511e0_0 .net "PCin", 31 0, L_0000020043eb0ff0;  alias, 1 drivers
v0000020043e51320_0 .var "PCout", 31 0;
v0000020043e51460_0 .net "clk", 0 0, L_0000020043e572e0;  alias, 1 drivers
v0000020043e51f00_0 .net "rst", 0 0, v0000020043e55840_0;  alias, 1 drivers
    .scope S_0000020043d56a70;
T_0 ;
    %wait E_0000020043de4c40;
    %load/vec4 v0000020043e50920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020043e504c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020043e50f60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000020043e50560_0;
    %load/vec4 v0000020043e506a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020043e50f60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000020043e50560_0;
    %load/vec4 v0000020043e506a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020043e50f60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000020043e50f60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000020043e50f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020043e507e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000020043e504c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020043d56c00;
T_1 ;
    %wait E_0000020043de4b40;
    %load/vec4 v0000020043e51f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020043e51320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020043e511e0_0;
    %assign/vec4 v0000020043e51320_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020043c96b30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020043dda9c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020043dda9c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020043dda9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %load/vec4 v0000020043dda9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020043dda9c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043dda420, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020043c969a0;
T_3 ;
    %wait E_0000020043de4840;
    %load/vec4 v0000020043ddb3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020043ddac40_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020043ddaec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020043ddbaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020043dda380_0, 0;
    %assign/vec4 v0000020043ddba00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020043ddac40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020043ddaba0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020043dda6a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020043ddb500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020043ddaec0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020043ddbaa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020043dda380_0, 0, 1;
    %store/vec4 v0000020043ddba00_0, 0, 1;
    %load/vec4 v0000020043dd9de0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddac40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %load/vec4 v0000020043ddb280_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020043ddba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddb500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddbaa0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043ddaec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020043dda6a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020043ddaba0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020043d747e0;
T_4 ;
    %wait E_0000020043de4b40;
    %fork t_1, S_0000020043d74970;
    %jmp t_0;
    .scope S_0000020043d74970;
t_1 ;
    %load/vec4 v0000020043e50420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020043ddb6e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020043ddb6e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020043ddb6e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51fa0, 0, 4;
    %load/vec4 v0000020043ddb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020043ddb6e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020043e518c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020043e50880_0;
    %load/vec4 v0000020043e50ba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51fa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51fa0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020043d747e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020043d747e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020043e51280_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020043e51280_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020043e51280_0;
    %ix/getv/s 4, v0000020043e51280_0;
    %load/vec4a v0000020043e51fa0, 4;
    %ix/getv/s 4, v0000020043e51280_0;
    %load/vec4a v0000020043e51fa0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020043e51280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020043e51280_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020043d904e0;
T_6 ;
    %wait E_0000020043de4bc0;
    %load/vec4 v0000020043e50380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %add;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %sub;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %and;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %or;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %xor;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %or;
    %inv;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020043e50c40_0;
    %load/vec4 v0000020043e50d80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020043e50d80_0;
    %load/vec4 v0000020043e50c40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020043e50c40_0;
    %ix/getv 4, v0000020043e50d80_0;
    %shiftl 4;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020043e50c40_0;
    %ix/getv 4, v0000020043e50d80_0;
    %shiftr 4;
    %assign/vec4 v0000020043e516e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020043e08e10;
T_7 ;
    %wait E_0000020043de40c0;
    %load/vec4 v0000020043e509c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020043e51640_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020043e51820, 4;
    %assign/vec4 v0000020043e50ec0_0, 0;
T_7.0 ;
    %load/vec4 v0000020043e51b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020043e50e20_0;
    %ix/getv 3, v0000020043e51640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020043e08e10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020043e51780_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020043e51780_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020043e51780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %load/vec4 v0000020043e51780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020043e51780_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020043e51820, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020043e08e10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020043e51780_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020043e51780_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020043e51780_0;
    %load/vec4a v0000020043e51820, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000020043e51780_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020043e51780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020043e51780_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020043d769b0;
T_10 ;
    %wait E_0000020043de4b40;
    %load/vec4 v0000020043e55020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020043e544e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020043e544e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020043e544e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020043dd4ae0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020043e54940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020043e55840_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020043dd4ae0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020043e54940_0;
    %inv;
    %assign/vec4 v0000020043e54940_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020043dd4ae0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020043e55840_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020043e55840_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020043e557a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
