.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* E */
.set E__0__DM__MASK, 0x1C0000
.set E__0__DM__SHIFT, 18
.set E__0__DR, CYREG_PRT3_DR
.set E__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set E__0__HSIOM_MASK, 0x0F000000
.set E__0__HSIOM_SHIFT, 24
.set E__0__INTCFG, CYREG_PRT3_INTCFG
.set E__0__INTSTAT, CYREG_PRT3_INTSTAT
.set E__0__MASK, 0x40
.set E__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set E__0__OUT_SEL_SHIFT, 12
.set E__0__OUT_SEL_VAL, 1
.set E__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set E__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set E__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set E__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set E__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set E__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set E__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set E__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set E__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set E__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set E__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set E__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set E__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set E__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set E__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set E__0__PC, CYREG_PRT3_PC
.set E__0__PC2, CYREG_PRT3_PC2
.set E__0__PORT, 3
.set E__0__PS, CYREG_PRT3_PS
.set E__0__SHIFT, 6
.set E__DR, CYREG_PRT3_DR
.set E__INTCFG, CYREG_PRT3_INTCFG
.set E__INTSTAT, CYREG_PRT3_INTSTAT
.set E__MASK, 0x40
.set E__PA__CFG0, CYREG_UDB_PA3_CFG0
.set E__PA__CFG1, CYREG_UDB_PA3_CFG1
.set E__PA__CFG10, CYREG_UDB_PA3_CFG10
.set E__PA__CFG11, CYREG_UDB_PA3_CFG11
.set E__PA__CFG12, CYREG_UDB_PA3_CFG12
.set E__PA__CFG13, CYREG_UDB_PA3_CFG13
.set E__PA__CFG14, CYREG_UDB_PA3_CFG14
.set E__PA__CFG2, CYREG_UDB_PA3_CFG2
.set E__PA__CFG3, CYREG_UDB_PA3_CFG3
.set E__PA__CFG4, CYREG_UDB_PA3_CFG4
.set E__PA__CFG5, CYREG_UDB_PA3_CFG5
.set E__PA__CFG6, CYREG_UDB_PA3_CFG6
.set E__PA__CFG7, CYREG_UDB_PA3_CFG7
.set E__PA__CFG8, CYREG_UDB_PA3_CFG8
.set E__PA__CFG9, CYREG_UDB_PA3_CFG9
.set E__PC, CYREG_PRT3_PC
.set E__PC2, CYREG_PRT3_PC2
.set E__PORT, 3
.set E__PS, CYREG_PRT3_PS
.set E__SHIFT, 6

/* A0 */
.set A0__0__DM__MASK, 0x07
.set A0__0__DM__SHIFT, 0
.set A0__0__DR, CYREG_PRT2_DR
.set A0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set A0__0__HSIOM_MASK, 0x0000000F
.set A0__0__HSIOM_SHIFT, 0
.set A0__0__INTCFG, CYREG_PRT2_INTCFG
.set A0__0__INTSTAT, CYREG_PRT2_INTSTAT
.set A0__0__MASK, 0x01
.set A0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set A0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set A0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set A0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set A0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set A0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set A0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set A0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set A0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set A0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set A0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set A0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set A0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set A0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set A0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set A0__0__PC, CYREG_PRT2_PC
.set A0__0__PC2, CYREG_PRT2_PC2
.set A0__0__PORT, 2
.set A0__0__PS, CYREG_PRT2_PS
.set A0__0__SHIFT, 0
.set A0__DR, CYREG_PRT2_DR
.set A0__INTCFG, CYREG_PRT2_INTCFG
.set A0__INTSTAT, CYREG_PRT2_INTSTAT
.set A0__MASK, 0x01
.set A0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set A0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set A0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set A0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set A0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set A0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set A0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set A0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set A0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set A0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set A0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set A0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set A0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set A0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set A0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set A0__PC, CYREG_PRT2_PC
.set A0__PC2, CYREG_PRT2_PC2
.set A0__PORT, 2
.set A0__PS, CYREG_PRT2_PS
.set A0__SHIFT, 0

/* D4 */
.set D4__0__DM__MASK, 0x07
.set D4__0__DM__SHIFT, 0
.set D4__0__DR, CYREG_PRT0_DR
.set D4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D4__0__HSIOM_MASK, 0x0000000F
.set D4__0__HSIOM_SHIFT, 0
.set D4__0__INTCFG, CYREG_PRT0_INTCFG
.set D4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set D4__0__MASK, 0x01
.set D4__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set D4__0__OUT_SEL_SHIFT, 0
.set D4__0__OUT_SEL_VAL, 2
.set D4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D4__0__PC, CYREG_PRT0_PC
.set D4__0__PC2, CYREG_PRT0_PC2
.set D4__0__PORT, 0
.set D4__0__PS, CYREG_PRT0_PS
.set D4__0__SHIFT, 0
.set D4__DR, CYREG_PRT0_DR
.set D4__INTCFG, CYREG_PRT0_INTCFG
.set D4__INTSTAT, CYREG_PRT0_INTSTAT
.set D4__MASK, 0x01
.set D4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D4__PC, CYREG_PRT0_PC
.set D4__PC2, CYREG_PRT0_PC2
.set D4__PORT, 0
.set D4__PS, CYREG_PRT0_PS
.set D4__SHIFT, 0

/* D5 */
.set D5__0__DM__MASK, 0x38000
.set D5__0__DM__SHIFT, 15
.set D5__0__DR, CYREG_PRT3_DR
.set D5__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set D5__0__HSIOM_MASK, 0x00F00000
.set D5__0__HSIOM_SHIFT, 20
.set D5__0__INTCFG, CYREG_PRT3_INTCFG
.set D5__0__INTSTAT, CYREG_PRT3_INTSTAT
.set D5__0__MASK, 0x20
.set D5__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set D5__0__OUT_SEL_SHIFT, 10
.set D5__0__OUT_SEL_VAL, 0
.set D5__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D5__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D5__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D5__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D5__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D5__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D5__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D5__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D5__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D5__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D5__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D5__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D5__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D5__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D5__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D5__0__PC, CYREG_PRT3_PC
.set D5__0__PC2, CYREG_PRT3_PC2
.set D5__0__PORT, 3
.set D5__0__PS, CYREG_PRT3_PS
.set D5__0__SHIFT, 5
.set D5__DR, CYREG_PRT3_DR
.set D5__INTCFG, CYREG_PRT3_INTCFG
.set D5__INTSTAT, CYREG_PRT3_INTSTAT
.set D5__MASK, 0x20
.set D5__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D5__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D5__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D5__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D5__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D5__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D5__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D5__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D5__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D5__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D5__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D5__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D5__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D5__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D5__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D5__PC, CYREG_PRT3_PC
.set D5__PC2, CYREG_PRT3_PC2
.set D5__PORT, 3
.set D5__PS, CYREG_PRT3_PS
.set D5__SHIFT, 5

/* D6 */
.set D6__0__DM__MASK, 0x07
.set D6__0__DM__SHIFT, 0
.set D6__0__DR, CYREG_PRT1_DR
.set D6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set D6__0__HSIOM_MASK, 0x0000000F
.set D6__0__HSIOM_SHIFT, 0
.set D6__0__INTCFG, CYREG_PRT1_INTCFG
.set D6__0__INTSTAT, CYREG_PRT1_INTSTAT
.set D6__0__MASK, 0x01
.set D6__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set D6__0__OUT_SEL_SHIFT, 0
.set D6__0__OUT_SEL_VAL, 3
.set D6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D6__0__PC, CYREG_PRT1_PC
.set D6__0__PC2, CYREG_PRT1_PC2
.set D6__0__PORT, 1
.set D6__0__PS, CYREG_PRT1_PS
.set D6__0__SHIFT, 0
.set D6__DR, CYREG_PRT1_DR
.set D6__INTCFG, CYREG_PRT1_INTCFG
.set D6__INTSTAT, CYREG_PRT1_INTSTAT
.set D6__MASK, 0x01
.set D6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set D6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set D6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set D6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set D6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set D6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set D6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set D6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set D6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set D6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set D6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set D6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set D6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set D6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set D6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set D6__PC, CYREG_PRT1_PC
.set D6__PC2, CYREG_PRT1_PC2
.set D6__PORT, 1
.set D6__PS, CYREG_PRT1_PS
.set D6__SHIFT, 0

/* D7 */
.set D7__0__DM__MASK, 0xE00000
.set D7__0__DM__SHIFT, 21
.set D7__0__DR, CYREG_PRT2_DR
.set D7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set D7__0__HSIOM_MASK, 0xF0000000
.set D7__0__HSIOM_SHIFT, 28
.set D7__0__INTCFG, CYREG_PRT2_INTCFG
.set D7__0__INTSTAT, CYREG_PRT2_INTSTAT
.set D7__0__MASK, 0x80
.set D7__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set D7__0__OUT_SEL_SHIFT, 14
.set D7__0__OUT_SEL_VAL, 0
.set D7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set D7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set D7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set D7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set D7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set D7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set D7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set D7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set D7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set D7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set D7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set D7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set D7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set D7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set D7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set D7__0__PC, CYREG_PRT2_PC
.set D7__0__PC2, CYREG_PRT2_PC2
.set D7__0__PORT, 2
.set D7__0__PS, CYREG_PRT2_PS
.set D7__0__SHIFT, 7
.set D7__DR, CYREG_PRT2_DR
.set D7__INTCFG, CYREG_PRT2_INTCFG
.set D7__INTSTAT, CYREG_PRT2_INTSTAT
.set D7__MASK, 0x80
.set D7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set D7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set D7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set D7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set D7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set D7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set D7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set D7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set D7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set D7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set D7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set D7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set D7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set D7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set D7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set D7__PC, CYREG_PRT2_PC
.set D7__PC2, CYREG_PRT2_PC2
.set D7__PORT, 2
.set D7__PS, CYREG_PRT2_PS
.set D7__SHIFT, 7

/* RS */
.set RS__0__DM__MASK, 0x1C0000
.set RS__0__DM__SHIFT, 18
.set RS__0__DR, CYREG_PRT2_DR
.set RS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set RS__0__HSIOM_MASK, 0x0F000000
.set RS__0__HSIOM_SHIFT, 24
.set RS__0__INTCFG, CYREG_PRT2_INTCFG
.set RS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set RS__0__MASK, 0x40
.set RS__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set RS__0__OUT_SEL_SHIFT, 12
.set RS__0__OUT_SEL_VAL, 2
.set RS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RS__0__PC, CYREG_PRT2_PC
.set RS__0__PC2, CYREG_PRT2_PC2
.set RS__0__PORT, 2
.set RS__0__PS, CYREG_PRT2_PS
.set RS__0__SHIFT, 6
.set RS__DR, CYREG_PRT2_DR
.set RS__INTCFG, CYREG_PRT2_INTCFG
.set RS__INTSTAT, CYREG_PRT2_INTSTAT
.set RS__MASK, 0x40
.set RS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RS__PC, CYREG_PRT2_PC
.set RS__PC2, CYREG_PRT2_PC2
.set RS__PORT, 2
.set RS__PS, CYREG_PRT2_PS
.set RS__SHIFT, 6

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* GND */
.set GND__0__DM__MASK, 0x38000
.set GND__0__DM__SHIFT, 15
.set GND__0__DR, CYREG_PRT1_DR
.set GND__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GND__0__HSIOM_MASK, 0x00F00000
.set GND__0__HSIOM_SHIFT, 20
.set GND__0__INTCFG, CYREG_PRT1_INTCFG
.set GND__0__INTSTAT, CYREG_PRT1_INTSTAT
.set GND__0__MASK, 0x20
.set GND__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GND__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GND__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GND__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GND__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GND__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GND__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GND__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GND__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GND__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GND__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GND__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GND__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GND__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GND__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GND__0__PC, CYREG_PRT1_PC
.set GND__0__PC2, CYREG_PRT1_PC2
.set GND__0__PORT, 1
.set GND__0__PS, CYREG_PRT1_PS
.set GND__0__SHIFT, 5
.set GND__DR, CYREG_PRT1_DR
.set GND__INTCFG, CYREG_PRT1_INTCFG
.set GND__INTSTAT, CYREG_PRT1_INTSTAT
.set GND__MASK, 0x20
.set GND__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GND__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GND__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GND__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GND__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GND__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GND__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GND__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GND__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GND__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GND__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GND__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GND__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GND__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GND__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GND__PC, CYREG_PRT1_PC
.set GND__PC2, CYREG_PRT1_PC2
.set GND__PORT, 1
.set GND__PS, CYREG_PRT1_PS
.set GND__SHIFT, 5

/* LCD_Cntl_Port */
.set LCD_Cntl_Port_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_Cntl_Port_Sync_ctrl_reg__0__POS, 0
.set LCD_Cntl_Port_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_Cntl_Port_Sync_ctrl_reg__1__POS, 1
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__2__MASK, 0x04
.set LCD_Cntl_Port_Sync_ctrl_reg__2__POS, 2
.set LCD_Cntl_Port_Sync_ctrl_reg__3__MASK, 0x08
.set LCD_Cntl_Port_Sync_ctrl_reg__3__POS, 3
.set LCD_Cntl_Port_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__4__MASK, 0x10
.set LCD_Cntl_Port_Sync_ctrl_reg__4__POS, 4
.set LCD_Cntl_Port_Sync_ctrl_reg__5__MASK, 0x20
.set LCD_Cntl_Port_Sync_ctrl_reg__5__POS, 5
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK, 0x3F
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_00

/* SW2 */
.set SW2__0__DM__MASK, 0xE00000
.set SW2__0__DM__SHIFT, 21
.set SW2__0__DR, CYREG_PRT0_DR
.set SW2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW2__0__HSIOM_MASK, 0xF0000000
.set SW2__0__HSIOM_SHIFT, 28
.set SW2__0__INTCFG, CYREG_PRT0_INTCFG
.set SW2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2__0__MASK, 0x80
.set SW2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2__0__PC, CYREG_PRT0_PC
.set SW2__0__PC2, CYREG_PRT0_PC2
.set SW2__0__PORT, 0
.set SW2__0__PS, CYREG_PRT0_PS
.set SW2__0__SHIFT, 7
.set SW2__DR, CYREG_PRT0_DR
.set SW2__INTCFG, CYREG_PRT0_INTCFG
.set SW2__INTSTAT, CYREG_PRT0_INTSTAT
.set SW2__MASK, 0x80
.set SW2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW2__PC, CYREG_PRT0_PC
.set SW2__PC2, CYREG_PRT0_PC2
.set SW2__PORT, 0
.set SW2__PS, CYREG_PRT0_PS
.set SW2__SHIFT, 7

/* Opamp_cy_psoc4_abuf */
.set Opamp_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA1_COMP_TRIM
.set Opamp_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA1_OFFSET_TRIM
.set Opamp_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES1_CTRL
.set Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* TIA_in */
.set TIA_in__0__DM__MASK, 0x7000
.set TIA_in__0__DM__SHIFT, 12
.set TIA_in__0__DR, CYREG_PRT1_DR
.set TIA_in__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TIA_in__0__HSIOM_MASK, 0x000F0000
.set TIA_in__0__HSIOM_SHIFT, 16
.set TIA_in__0__INTCFG, CYREG_PRT1_INTCFG
.set TIA_in__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TIA_in__0__MASK, 0x10
.set TIA_in__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TIA_in__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TIA_in__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TIA_in__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TIA_in__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TIA_in__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TIA_in__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TIA_in__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TIA_in__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TIA_in__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TIA_in__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TIA_in__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TIA_in__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TIA_in__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TIA_in__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TIA_in__0__PC, CYREG_PRT1_PC
.set TIA_in__0__PC2, CYREG_PRT1_PC2
.set TIA_in__0__PORT, 1
.set TIA_in__0__PS, CYREG_PRT1_PS
.set TIA_in__0__SHIFT, 4
.set TIA_in__DR, CYREG_PRT1_DR
.set TIA_in__INTCFG, CYREG_PRT1_INTCFG
.set TIA_in__INTSTAT, CYREG_PRT1_INTSTAT
.set TIA_in__MASK, 0x10
.set TIA_in__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TIA_in__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TIA_in__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TIA_in__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TIA_in__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TIA_in__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TIA_in__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TIA_in__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TIA_in__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TIA_in__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TIA_in__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TIA_in__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TIA_in__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TIA_in__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TIA_in__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TIA_in__PC, CYREG_PRT1_PC
.set TIA_in__PC2, CYREG_PRT1_PC2
.set TIA_in__PORT, 1
.set TIA_in__PS, CYREG_PRT1_PS
.set TIA_in__SHIFT, 4

/* cl_deb */
.set cl_deb__DIVIDER_MASK, 0x0000FFFF
.set cl_deb__ENABLE, CYREG_CLK_DIVIDER_C00
.set cl_deb__ENABLE_MASK, 0x80000000
.set cl_deb__MASK, 0x80000000
.set cl_deb__REGISTER, CYREG_CLK_DIVIDER_C00

/* sw_int */
.set sw_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set sw_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set sw_int__INTC_MASK, 0x01
.set sw_int__INTC_NUMBER, 0
.set sw_int__INTC_PRIOR_MASK, 0xC0
.set sw_int__INTC_PRIOR_NUM, 3
.set sw_int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set sw_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set sw_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* B_press */
.set B_press__0__DM__MASK, 0x38
.set B_press__0__DM__SHIFT, 3
.set B_press__0__DR, CYREG_PRT0_DR
.set B_press__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B_press__0__HSIOM_MASK, 0x000000F0
.set B_press__0__HSIOM_SHIFT, 4
.set B_press__0__INTCFG, CYREG_PRT0_INTCFG
.set B_press__0__INTSTAT, CYREG_PRT0_INTSTAT
.set B_press__0__MASK, 0x02
.set B_press__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_press__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_press__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_press__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_press__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_press__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_press__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_press__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_press__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_press__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_press__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_press__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_press__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_press__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_press__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_press__0__PC, CYREG_PRT0_PC
.set B_press__0__PC2, CYREG_PRT0_PC2
.set B_press__0__PORT, 0
.set B_press__0__PS, CYREG_PRT0_PS
.set B_press__0__SHIFT, 1
.set B_press__DR, CYREG_PRT0_DR
.set B_press__INTCFG, CYREG_PRT0_INTCFG
.set B_press__INTSTAT, CYREG_PRT0_INTSTAT
.set B_press__MASK, 0x02
.set B_press__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_press__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_press__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_press__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_press__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_press__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_press__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_press__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_press__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_press__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_press__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_press__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_press__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_press__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_press__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_press__PC, CYREG_PRT0_PC
.set B_press__PC2, CYREG_PRT0_PC2
.set B_press__PORT, 0
.set B_press__PS, CYREG_PRT0_PS
.set B_press__SHIFT, 1

/* TIA_out */
.set TIA_out__0__DM__MASK, 0xE00
.set TIA_out__0__DM__SHIFT, 9
.set TIA_out__0__DR, CYREG_PRT1_DR
.set TIA_out__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TIA_out__0__HSIOM_MASK, 0x0000F000
.set TIA_out__0__HSIOM_SHIFT, 12
.set TIA_out__0__INTCFG, CYREG_PRT1_INTCFG
.set TIA_out__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TIA_out__0__MASK, 0x08
.set TIA_out__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TIA_out__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TIA_out__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TIA_out__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TIA_out__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TIA_out__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TIA_out__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TIA_out__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TIA_out__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TIA_out__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TIA_out__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TIA_out__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TIA_out__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TIA_out__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TIA_out__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TIA_out__0__PC, CYREG_PRT1_PC
.set TIA_out__0__PC2, CYREG_PRT1_PC2
.set TIA_out__0__PORT, 1
.set TIA_out__0__PS, CYREG_PRT1_PS
.set TIA_out__0__SHIFT, 3
.set TIA_out__DR, CYREG_PRT1_DR
.set TIA_out__INTCFG, CYREG_PRT1_INTCFG
.set TIA_out__INTSTAT, CYREG_PRT1_INTSTAT
.set TIA_out__MASK, 0x08
.set TIA_out__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TIA_out__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TIA_out__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TIA_out__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TIA_out__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TIA_out__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TIA_out__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TIA_out__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TIA_out__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TIA_out__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TIA_out__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TIA_out__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TIA_out__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TIA_out__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TIA_out__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TIA_out__PC, CYREG_PRT1_PC
.set TIA_out__PC2, CYREG_PRT1_PC2
.set TIA_out__PORT, 1
.set TIA_out__PS, CYREG_PRT1_PS
.set TIA_out__SHIFT, 3

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_UDB_W8_A0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_UDB_W8_A1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_UDB_W8_D0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_UDB_W8_D1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_UDB_W8_F0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_UDB_W8_F1_03

/* Test_pin */
.set Test_pin__0__DM__MASK, 0x38
.set Test_pin__0__DM__SHIFT, 3
.set Test_pin__0__DR, CYREG_PRT1_DR
.set Test_pin__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Test_pin__0__HSIOM_MASK, 0x000000F0
.set Test_pin__0__HSIOM_SHIFT, 4
.set Test_pin__0__INTCFG, CYREG_PRT1_INTCFG
.set Test_pin__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Test_pin__0__MASK, 0x02
.set Test_pin__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Test_pin__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Test_pin__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Test_pin__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Test_pin__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Test_pin__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Test_pin__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Test_pin__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Test_pin__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Test_pin__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Test_pin__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Test_pin__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Test_pin__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Test_pin__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Test_pin__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Test_pin__0__PC, CYREG_PRT1_PC
.set Test_pin__0__PC2, CYREG_PRT1_PC2
.set Test_pin__0__PORT, 1
.set Test_pin__0__PS, CYREG_PRT1_PS
.set Test_pin__0__SHIFT, 1
.set Test_pin__DR, CYREG_PRT1_DR
.set Test_pin__INTCFG, CYREG_PRT1_INTCFG
.set Test_pin__INTSTAT, CYREG_PRT1_INTSTAT
.set Test_pin__MASK, 0x02
.set Test_pin__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Test_pin__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Test_pin__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Test_pin__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Test_pin__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Test_pin__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Test_pin__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Test_pin__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Test_pin__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Test_pin__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Test_pin__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Test_pin__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Test_pin__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Test_pin__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Test_pin__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Test_pin__PC, CYREG_PRT1_PC
.set Test_pin__PC2, CYREG_PRT1_PC2
.set Test_pin__PORT, 1
.set Test_pin__PS, CYREG_PRT1_PS
.set Test_pin__SHIFT, 1

/* timer_enable */
.set timer_enable__0__DM__MASK, 0x1C0
.set timer_enable__0__DM__SHIFT, 6
.set timer_enable__0__DR, CYREG_PRT0_DR
.set timer_enable__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set timer_enable__0__HSIOM_MASK, 0x00000F00
.set timer_enable__0__HSIOM_SHIFT, 8
.set timer_enable__0__INTCFG, CYREG_PRT0_INTCFG
.set timer_enable__0__INTSTAT, CYREG_PRT0_INTSTAT
.set timer_enable__0__MASK, 0x04
.set timer_enable__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set timer_enable__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set timer_enable__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set timer_enable__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set timer_enable__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set timer_enable__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set timer_enable__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set timer_enable__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set timer_enable__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set timer_enable__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set timer_enable__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set timer_enable__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set timer_enable__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set timer_enable__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set timer_enable__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set timer_enable__0__PC, CYREG_PRT0_PC
.set timer_enable__0__PC2, CYREG_PRT0_PC2
.set timer_enable__0__PORT, 0
.set timer_enable__0__PS, CYREG_PRT0_PS
.set timer_enable__0__SHIFT, 2
.set timer_enable__DR, CYREG_PRT0_DR
.set timer_enable__INTCFG, CYREG_PRT0_INTCFG
.set timer_enable__INTSTAT, CYREG_PRT0_INTSTAT
.set timer_enable__MASK, 0x04
.set timer_enable__PA__CFG0, CYREG_UDB_PA0_CFG0
.set timer_enable__PA__CFG1, CYREG_UDB_PA0_CFG1
.set timer_enable__PA__CFG10, CYREG_UDB_PA0_CFG10
.set timer_enable__PA__CFG11, CYREG_UDB_PA0_CFG11
.set timer_enable__PA__CFG12, CYREG_UDB_PA0_CFG12
.set timer_enable__PA__CFG13, CYREG_UDB_PA0_CFG13
.set timer_enable__PA__CFG14, CYREG_UDB_PA0_CFG14
.set timer_enable__PA__CFG2, CYREG_UDB_PA0_CFG2
.set timer_enable__PA__CFG3, CYREG_UDB_PA0_CFG3
.set timer_enable__PA__CFG4, CYREG_UDB_PA0_CFG4
.set timer_enable__PA__CFG5, CYREG_UDB_PA0_CFG5
.set timer_enable__PA__CFG6, CYREG_UDB_PA0_CFG6
.set timer_enable__PA__CFG7, CYREG_UDB_PA0_CFG7
.set timer_enable__PA__CFG8, CYREG_UDB_PA0_CFG8
.set timer_enable__PA__CFG9, CYREG_UDB_PA0_CFG9
.set timer_enable__PC, CYREG_PRT0_PC
.set timer_enable__PC2, CYREG_PRT0_PC2
.set timer_enable__PORT, 0
.set timer_enable__PS, CYREG_PRT0_PS
.set timer_enable__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
