// Seed: 1525472556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = {id_3, id_1++, 1 == {1{1}}};
  assign id_4 = 1'b0 == id_7;
endmodule
module module_1;
  assign id_1 = 1 << id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
