0.7
2020.2
Nov 18 2020
09:20:35
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/AESL_axi_master_MAXI.v,1746748880,systemVerilog,,,,AESL_axi_master_MAXI,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1746748880,systemVerilog,,,,AESL_axi_slave_AXILiteS,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/AESL_axi_slave_control.v,1746748880,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/csv_file_dump.sv,1746748880,systemVerilog,,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dataflow_monitor.sv,1746748880,systemVerilog,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_interface.sv,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_manager.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/csv_file_dump.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_monitor.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_monitor.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_interface.sv,1746748880,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_monitor.sv,1746748880,systemVerilog,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_interface.sv,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_agent.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_interface.sv,1746748880,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_monitor.sv,1746748880,systemVerilog,,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_agent.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv,1746748880,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/fifo_para.vh,1746748880,verilog,,,,,,,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_interface.sv,1746748880,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_monitor.sv,1746748880,systemVerilog,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_interface.sv,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_agent.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv;/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_agent.sv,1746748880,systemVerilog,,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_manager.sv,1746748880,systemVerilog,,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel.autotb.v,1746748880,systemVerilog,,,/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/fifo_para.vh,apatb_toplevel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel.v,1746747639,systemVerilog,,,,toplevel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_AXILiteS_s_axi.v,1746747643,systemVerilog,,,,toplevel_AXILiteS_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_MAXI_m_axi.v,1746747643,systemVerilog,,,,toplevel_MAXI_m_axi;toplevel_MAXI_m_axi_buffer;toplevel_MAXI_m_axi_decoder;toplevel_MAXI_m_axi_fifo;toplevel_MAXI_m_axi_read;toplevel_MAXI_m_axi_reg_slice;toplevel_MAXI_m_axi_throttle;toplevel_MAXI_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_control_s_axi.v,1746747643,systemVerilog,,,,toplevel_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_dx.v,1746747643,systemVerilog,,,,toplevel_dx;toplevel_dx_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_dy.v,1746747643,systemVerilog,,,,toplevel_dy;toplevel_dy_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_grid_info_V.v,1746747643,systemVerilog,,,,toplevel_grid_info_V;toplevel_grid_info_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_local_world.v,1746747643,systemVerilog,,,,toplevel_local_world;toplevel_local_world_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v,1746747643,systemVerilog,,,,toplevel_mac_muladd_16ns_9ns_9ns_18_4_1;toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v,1746747643,systemVerilog,,,,toplevel_mul_mul_16ns_16ns_18_4_1;toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v,1746747643,systemVerilog,,,,toplevel_mul_mul_16ns_9ns_18_4_1;toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_open_set_heap_f_score_V.v,1746747643,systemVerilog,,,,toplevel_open_set_heap_f_score_V;toplevel_open_set_heap_f_score_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_open_set_heap_x_V.v,1746747643,systemVerilog,,,,toplevel_open_set_heap_x_V;toplevel_open_set_heap_x_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up.v,1746747638,systemVerilog,,,,toplevel_os_sift_up,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up_moves_node_f_score_V.v,1746747643,systemVerilog,,,,toplevel_os_sift_up_moves_node_f_score_V;toplevel_os_sift_up_moves_node_f_score_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up_moves_node_x_V.v,1746747643,systemVerilog,,,,toplevel_os_sift_up_moves_node_x_V;toplevel_os_sift_up_moves_node_x_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_os_sift_up_moves_target.v,1746747643,systemVerilog,,,,toplevel_os_sift_up_moves_target;toplevel_os_sift_up_moves_target_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/sim/verilog/toplevel_waypoints_x_V.v,1746747643,systemVerilog,,,,toplevel_waypoints_x_V;toplevel_waypoints_x_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
