INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sim_1/new/register_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_testbench
