{
  "DESIGN_NAME": "adder16",
  "VERILOG_FILES": ["dir::adder16.v"],
  "CLOCK_PERIOD": 4.8,
  "CLOCK_PORT": "clk",
  
  "MAX_FANOUT_CONSTRAINT": 8,
  "FP_CORE_UTIL": 40,
  "PL_TARGET_DENSITY_PCT": "expr::($FP_CORE_UTIL + 10.0)",
  "PDK": "sky130A",
  "GPL_CELL_PADDING": 0,
  
  "SYNTH_STRATEGY": "DELAY 3",
  "PNR_SDC_FILE": "dir::adder16.sdc",
  "SIGNOFF_SDC_FILE": "dir::adder16_signoff.sdc",
  "meta": {
    "flow": "Classic"
  },
  
  "RUN_POST_GRT_RESIZER_TIMING" : true,
  "RUN_POST_GRT_DESIGN_REPAIR" : true
  
}

