<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>digilentinc.com</spirit:vendor>
  <spirit:library>IP</spirit:library>
  <spirit:name>PmodSF3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AXI_LITE</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_LITE"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_araddr</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">6</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_awaddr</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">6</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_bresp</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">1</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_rdata</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">31</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_rresp</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">1</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_wdata</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">31</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_wstrb</spirit:name>
            <spirit:vector>
              <spirit:left spirit:format="long">3</spirit:left>
              <spirit:right spirit:format="long">0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_LITE_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.DATA_WIDTH">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.PROTOCOL">AXI4LITE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.ID_WIDTH">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.ADDR_WIDTH">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.AWUSER_WIDTH">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.ARUSER_WIDTH">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.WUSER_WIDTH">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.RUSER_WIDTH">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.BUSER_WIDTH">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.READ_WRITE_MODE">READ_WRITE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_BURST">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_LOCK">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_PROT">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_CACHE">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_QOS">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_REGION">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_WSTRB">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_BRESP">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.HAS_RRESP">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.SUPPORTS_NARROW_BURST">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.NUM_READ_OUTSTANDING">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.NUM_WRITE_OUTSTANDING">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE.MAX_BURST_LENGTH">1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Pmod_out</spirit:name>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin7_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin2_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin8_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin3_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin9_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin10_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin4_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin3_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin4_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin2_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin10_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin8_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin9_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin4_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin9_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin10_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin7_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin2_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin7_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin3_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Pmod_out_pin8_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BUSIF.BOARD_INTERFACE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PMOD_OUT.BUSIF.BOARD_INTERFACE">Custom</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PMOD_OUT.BOARD.ASSOCIATED_PARAM">PMOD</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>INTR.QSPI_INTERRUPT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>QSPI_INTERRUPT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.QSPI_INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.EXT_SPI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.EXT_SPI_CLK.ASSOCIATED_BUSIF">Pmod_out</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RST.S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK.S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.S_AXI_ACLK.ASSOCIATED_BUSIF">AXI_LITE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>QSPI_INTERRUPT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>QSPI_INTERRUPT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.QSPI_INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>AXI_LITE</spirit:name>
      <spirit:addressBlock>
        <spirit:name>Reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="generated">0x0000</spirit:baseAddress>
        <spirit:range spirit:format="bitString">0x10000</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.AXI_LITE.REG0.OFFSET_BASE_PARAM">AXI_LITE_SPI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.AXI_LITE.REG0.OFFSET_HIGH_PARAM">AXI_LITE_SPI_BASEADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PmodSF3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ed32c8db</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PmodSF3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>106e76ea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c1a6303</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bee2b9e7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b38a5067</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>AXI_LITE_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_LITE_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin10_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin10_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin10_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin2_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin2_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin2_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin3_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin3_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin3_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin4_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin4_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin4_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin7_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin7_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin7_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin8_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin8_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin8_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin9_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin9_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Pmod_out_pin9_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>QSPI_INTERRUPT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac75ef1e</spirit:name>
      <spirit:enumeration>Custom</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PmodSF3_axi_quad_spi_0_0/PmodSF3_axi_quad_spi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_quad_spi_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3_pmod_bridge_0_0/PmodSF3_pmod_bridge_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_pmod_bridge_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_PmodSF3</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_110c0efa</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="digilentinc.com" xilinx:library="ip" xilinx:name="pmod_bridge" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PmodSF3_axi_quad_spi_0_0/PmodSF3_axi_quad_spi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_quad_spi_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3_pmod_bridge_0_0/PmodSF3_pmod_bridge_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_pmod_bridge_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="digilentinc.com" xilinx:library="ip" xilinx:name="pmod_bridge" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PmodSF3_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_10750247</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/data/PmodSF3.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/Makefile</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/data/PmodSF3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/examples/main.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/intc.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/intc.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/PmodSF3.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/PmodSF3.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi.h</spirit:name>
        <spirit:userFileType>cHeader</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi_i.h</spirit:name>
        <spirit:userFileType>cHeader</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi_l.h</spirit:name>
        <spirit:userFileType>cHeader</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi_options.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi_stats.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodSF3_v1_0/src/xspi_sinit.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>utils/board/board.xit</spirit:name>
        <spirit:userFileType>xit</spirit:userFileType>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3_pmod_bridge_0_0/PmodSF3_pmod_bridge_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_pmod_bridge_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PmodSF3_axi_quad_spi_0_0/PmodSF3_axi_quad_spi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_quad_spi_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="digilentinc.com" xilinx:library="ip" xilinx:name="pmod_bridge" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PmodSF3_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PmodSF3_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_BOARD_FLOW</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_BOARD_FLOW">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PMOD</spirit:name>
      <spirit:displayName>Pmod</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PMOD" spirit:choiceRef="choice_list_ac75ef1e">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_LITE_SPI_BASEADDR</spirit:name>
      <spirit:displayName>Axi Lite Spi Baseaddr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_LITE_SPI_BASEADDR" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_LITE_SPI_HIGHADDR</spirit:name>
      <spirit:displayName>Axi Lite Spi Highaddr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_LITE_SPI_HIGHADDR" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PmodSF3_v1_0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>31</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-22T16:05:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="natinst.com:user:PmodSF3:1.0_ARCHIVE_LOCATION">C:/Users/aholzer.NI/Documents/PmodSF3</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:user:PmodSF3:1.0_ARCHIVE_LOCATION">C:/Users/aholzer.NI/Documents/PmodSF3</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:IP:PmodSF3:1.0_ARCHIVE_LOCATION">d:/Github/Experimental/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bcac74_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a245549_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1328ead5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a770aa_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f7725c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3708bc_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199eebba_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0cead7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0b3297_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272b3dc4_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cbdc60_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512b7c6d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501d098f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e409cb_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf0d9c0_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7099234b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b71002_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e918ffe_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255334dc_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6336881d_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151ee490_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff751f3_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2261994a_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1bed11_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6000cf12_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548c0241_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c87f3e9_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd554ef_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc1c24a_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d91117_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20efd71f_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18425086_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f3df39_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4279f4_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5a59fc_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc69a18_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca600fe_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library.git/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf10e8d_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169d775f_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3f329e_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547a5612_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3893d2ad_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8544fb_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477f12d_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffa16e1_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8c4b46_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c71b35_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e144b95_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff6635_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b84b5d9_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359c71_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796e2c4f_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce5c4ef_ARCHIVE_LOCATION">w:/wa/Stotts-Portfolio.git/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e36a612_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432ac738_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3191a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6114287_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da0e04c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a712f3_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e711c1a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e59517_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3765c7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20129953_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d222761_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412fb64d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553dbfe5_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455a8ebe_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741c525d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed522b6_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40289943_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1add4e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74268ffc_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56392778_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fc2647_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708dc232_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64120a39_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318045f8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a453169_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d14ba3_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41384d20_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9d0a1a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f008eed_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbae19a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cd8a88_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc9c1a7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de8183f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186213c8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17425b7e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0c50b6_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a75f278_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aac0c2e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ee8b76_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e1e443_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e1439d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d57924_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5e8f1d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f382b10_ARCHIVE_LOCATION">/home/timothystotts/Workareas/Xilinx/Submissions/Stotts-Homework-Portfolio/SF3-Experiment-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebb49e2_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725fb551_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfbe523_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce863d6_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dbe324_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c0da27_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452c3002_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8bf379_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681c63f5_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170ce1e8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2b0895_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6409c141_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40369483_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c7c66d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6fce3_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a89559d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a226e5c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e98a10e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ecd849_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53922a9d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6621af66_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ed8d7b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efe35ce_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3656749_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6dfb5d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3868ae20_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23dcabd2_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a00d7ea_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7628d063_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b22463b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14815e2b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3fcb62_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9130f3d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4342a59_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342e4c0d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b98a322_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496789c9_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6ff960_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5deb4b35_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62372cf5_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15573d32_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5275fc20_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bccaa5_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f00d1e8_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d75d0d7_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae1a897_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a086666_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5397483b_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6021b3ee_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1bdf77_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b4f806_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb9c873_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfda514_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4f6015_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75869388_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc7ac61_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391b7ff0_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c350b2c_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a58f494_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7248d203_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c597b01_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3102e1_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce7f481_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f413265_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e562567_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b8248e_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ac5be8_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7c5d6c_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c47f6a_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575c153e_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb481a9_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220a54d0_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10657b4d_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4997824f_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2704f3_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b07d98_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3062e3d7_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65747ffc_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1987279c_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626f3a94_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c98b12_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725509e4_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b6031f_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e46813_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e00db5_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0509ff_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6858a146_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6165a556_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0dd99c_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626e8573_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fe75d0_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538bc365_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307f6cfb_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503312db_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5322914a_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318e757c_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef0aad5_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c56d88_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238781d0_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b88da2_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f11f1f_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f868abc_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bebb6f_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1422b19d_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30483d69_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bc4f04_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acda153_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a018fe_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a83d26_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124e95f5_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c6c53e_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6181a7fd_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a25c3e_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a255aa_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bc7f12_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1ccef2_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ed9f8_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305ce39a_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cd5835_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314bbdde_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2c5306_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c601997_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29031e7_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ec54d_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb1adbb_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419e05c1_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7baf978a_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e3f355_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff19405_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63645613_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bae9637_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2a7ec1_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d1f475_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fc529_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45913f37_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1279b3f_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d967fe_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6683747e_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125b7d35_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b7cc4f_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4b2094_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52aa09e4_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c519f01_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fcd5ad_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce191be_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f8579c_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c02bfd1_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705e4c22_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d660a20_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5e85ea_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166f28bd_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebec3f2_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ba5f6e_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bf8125_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8a226a_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ea5e76_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e87764_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49364767_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c61a550_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737b4d35_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15170571_ARCHIVE_LOCATION">w:/wa/fpga-serial-mem-tester-1/SF-Tester-Design-AXI/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@358e729f_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4add15a7_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ab116fa_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b47a786_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3839a5fe_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@352c2620_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20810635_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2efaa8be_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@124b5d97_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@136bb89b_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ee171c_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a83dd8c_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2329a65_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71a29eaa_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34badf4f_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75f2644a_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f5111e7_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@630306f5_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@145cc7f5_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f107e95_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7972275b_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@291654ae_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad7a0e9_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c6381df_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@630db290_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e1cd76_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c2e3aba_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ae1bab_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-serial-mem-tester-3/SF-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/PmodSF3_v1_0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.ADDR_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.ARUSER_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.AWUSER_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.BUSER_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.DATA_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_BRESP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_BURST" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_CACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_LOCK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_PROT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_QOS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_REGION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_RRESP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.HAS_WSTRB" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.ID_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.MAX_BURST_LENGTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.NUM_READ_OUTSTANDING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.NUM_WRITE_OUTSTANDING" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.PROTOCOL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.READ_WRITE_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.RUSER_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.SUPPORTS_NARROW_BURST" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_LITE.WUSER_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INTR.QSPI_INTERRUPT.SENSITIVITY" xilinx:valueSource="constant_prop"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c850ade0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="e1e3e334"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="96ef07eb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6b99e6ef"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4ed3cabd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
