

================================================================
== Vitis HLS Report for 'maxPool_1'
================================================================
* Date:           Tue May 31 15:50:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.549 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      249|    29713|  2.490 us|  0.297 ms|  249|  29713|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_83_1     |      248|    29712|  31 ~ 3714|          -|          -|        8|        no|
        | + VITIS_LOOP_85_2    |       29|     3712|         29|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_91_3  |       15|       15|          5|          -|          -|        3|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 3 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 21 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln83 = store i4 0, i4 %d" [MagicWand/model_functions.c:83]   --->   Operation 22 'store' 'store_ln83' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [MagicWand/model_functions.c:83]   --->   Operation 23 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [MagicWand/model_functions.c:83]   --->   Operation 24 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %d_1" [MagicWand/model_functions.c:83]   --->   Operation 25 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i4 %d_1" [MagicWand/model_functions.c:83]   --->   Operation 26 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.65ns)   --->   "%icmp_ln83 = icmp_eq  i4 %d_1, i4 8" [MagicWand/model_functions.c:83]   --->   Operation 27 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%add_ln83 = add i4 %d_1, i4 1" [MagicWand/model_functions.c:83]   --->   Operation 29 'add' 'add_ln83' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge19.loopexit" [MagicWand/model_functions.c:83]   --->   Operation 30 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [MagicWand/model_functions.c:81]   --->   Operation 31 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.40ns)   --->   "%br_ln85 = br void %.lr.ph14" [MagicWand/model_functions.c:85]   --->   Operation 32 'br' 'br_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.40>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [MagicWand/model_functions.c:97]   --->   Operation 33 'ret' 'ret_ln97' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln85, void %._crit_edge.loopexit, i8 0, void %.split4" [MagicWand/model_functions.c:85]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %i" [MagicWand/model_functions.c:85]   --->   Operation 35 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7" [MagicWand/model_functions.c:85]   --->   Operation 36 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64"   --->   Operation 37 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln85 = add i8 %i, i8 1" [MagicWand/model_functions.c:85]   --->   Operation 38 'add' 'add_ln85' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %tmp_3, void %.split2, void %.loopexit20" [MagicWand/model_functions.c:85]   --->   Operation 39 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [MagicWand/model_functions.c:81]   --->   Operation 40 'specloopname' 'specloopname_ln81' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %i" [MagicWand/model_functions.c:85]   --->   Operation 41 'trunc' 'empty_35' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i_cast1_cast = zext i7 %empty_35" [MagicWand/model_functions.c:85]   --->   Operation 42 'zext' 'i_cast1_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast1_cast1 = zext i7 %empty_35" [MagicWand/model_functions.c:85]   --->   Operation 43 'zext' 'i_cast1_cast1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.55ns)   --->   "%mul = mul i15 %i_cast1_cast1, i15 171" [MagicWand/model_functions.c:85]   --->   Operation 44 'mul' 'mul' <Predicate = (!tmp_3)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln87 = add i8 %i_cast1_cast, i8 130" [MagicWand/model_functions.c:87]   --->   Operation 45 'add' 'add_ln87' <Predicate = (!tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln87 = icmp_ult  i8 %add_ln87, i8 3" [MagicWand/model_functions.c:87]   --->   Operation 46 'icmp' 'icmp_ln87' <Predicate = (!tmp_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void, void %.loopexit20" [MagicWand/model_functions.c:87]   --->   Operation 47 'br' 'br_ln87' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [11/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 48 'urem' 'rem_urem' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14" [MagicWand/model_functions.c:85]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_1, i3 0" [MagicWand/model_functions.c:85]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.71ns)   --->   "%arrayidx121_sum = add i9 %tmp_2, i9 %zext_ln83_1" [MagicWand/model_functions.c:85]   --->   Operation 51 'add' 'arrayidx121_sum' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.40ns)   --->   "%store_ln83 = store i4 %add_ln83, i4 %d" [MagicWand/model_functions.c:83]   --->   Operation 52 'store' 'store_ln83' <Predicate = (icmp_ln87) | (tmp_3)> <Delay = 0.40>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln87) | (tmp_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 54 [10/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 54 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 55 [9/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 55 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.57>
ST_6 : Operation 56 [8/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 56 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.57>
ST_7 : Operation 57 [7/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 57 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.57>
ST_8 : Operation 58 [6/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 58 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 59 [5/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 59 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 60 [4/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 60 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.57>
ST_11 : Operation 61 [3/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 61 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.57>
ST_12 : Operation 62 [2/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 62 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.07>
ST_13 : Operation 63 [1/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 63 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i2 %rem_urem" [MagicWand/model_functions.c:88]   --->   Operation 64 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.40ns)   --->   "%icmp_ln88 = icmp_eq  i2 %trunc_ln88, i2 0" [MagicWand/model_functions.c:88]   --->   Operation 65 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%arrayidx121_sum_cast = zext i9 %arrayidx121_sum" [MagicWand/model_functions.c:85]   --->   Operation 66 'zext' 'arrayidx121_sum_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %arrayidx121_sum_cast" [MagicWand/model_functions.c:85]   --->   Operation 67 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge3, void" [MagicWand/model_functions.c:88]   --->   Operation 68 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (1.09ns)   --->   "%store_ln89 = store i32 0, i9 %out_0_addr" [MagicWand/model_functions.c:89]   --->   Operation 69 'store' 'store_ln89' <Predicate = (icmp_ln88)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge3" [MagicWand/model_functions.c:90]   --->   Operation 70 'br' 'br_ln90' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_35, i2 0" [MagicWand/model_functions.c:85]   --->   Operation 71 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.71ns)   --->   "%empty_36 = sub i9 %p_shl, i9 %zext_ln85" [MagicWand/model_functions.c:85]   --->   Operation 72 'sub' 'empty_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.09>
ST_14 : Operation 73 [2/2] (1.09ns)   --->   "%out_0_load = load i9 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 73 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>

State 15 <SV = 14> <Delay = 1.09>
ST_15 : Operation 74 [1/2] (1.09ns)   --->   "%out_0_load = load i9 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 74 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_15 : Operation 75 [1/1] (0.40ns)   --->   "%br_ln91 = br void" [MagicWand/model_functions.c:91]   --->   Operation 75 'br' 'br_ln91' <Predicate = true> <Delay = 0.40>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln91, void %.split, i2 0, void %._crit_edge3" [MagicWand/model_functions.c:91]   --->   Operation 76 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%conv2221 = phi i32 %conv, void %.split, i32 %out_0_load, void %._crit_edge3" [MagicWand/model_functions.c:93]   --->   Operation 77 'phi' 'conv2221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.40ns)   --->   "%icmp_ln91 = icmp_eq  i2 %j, i2 3" [MagicWand/model_functions.c:91]   --->   Operation 78 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 79 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.50ns)   --->   "%add_ln91 = add i2 %j, i2 1" [MagicWand/model_functions.c:91]   --->   Operation 80 'add' 'add_ln91' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split, void %._crit_edge.loopexit" [MagicWand/model_functions.c:91]   --->   Operation 81 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j" [MagicWand/model_functions.c:91]   --->   Operation 82 'zext' 'j_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.71ns)   --->   "%tmp3 = add i9 %j_cast, i9 %empty_36" [MagicWand/model_functions.c:91]   --->   Operation 83 'add' 'tmp3' <Predicate = (!icmp_ln91)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp3, i3 0" [MagicWand/model_functions.c:91]   --->   Operation 84 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln93 = add i12 %tmp2, i12 %zext_ln83" [MagicWand/model_functions.c:93]   --->   Operation 85 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i12 %add_ln93" [MagicWand/model_functions.c:93]   --->   Operation 86 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i32 %m, i64 0, i64 %zext_ln93" [MagicWand/model_functions.c:93]   --->   Operation 87 'getelementptr' 'm_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 88 [2/2] (1.09ns)   --->   "%m_load = load i12 %m_addr" [MagicWand/model_functions.c:93]   --->   Operation 88 'load' 'm_load' <Predicate = (!icmp_ln91)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_16 : Operation 89 [1/1] (1.09ns)   --->   "%store_ln93 = store i32 %conv2221, i9 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 89 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.36>
ST_17 : Operation 91 [2/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 91 'fpext' 'dc' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 92 [1/2] (1.09ns)   --->   "%m_load = load i12 %m_addr" [MagicWand/model_functions.c:93]   --->   Operation 92 'load' 'm_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_17 : Operation 93 [2/2] (2.26ns)   --->   "%dc_1 = fpext i32 %m_load" [MagicWand/model_functions.c:93]   --->   Operation 93 'fpext' 'dc_1' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln483 = bitcast i32 %conv2221" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 94 'bitcast' 'bitcast_ln483' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483, i32 31"   --->   Operation 95 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln483_2 = bitcast i32 %m_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 96 'bitcast' 'bitcast_ln483_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483_2, i32 31"   --->   Operation 97 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.26>
ST_18 : Operation 98 [1/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 98 'fpext' 'dc' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 99 [1/2] (2.26ns)   --->   "%dc_1 = fpext i32 %m_load" [MagicWand/model_functions.c:93]   --->   Operation 99 'fpext' 'dc_1' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.54>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 100 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 101 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i64 %data_V"   --->   Operation 102 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 103 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 104 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i64 %data_V_1"   --->   Operation 105 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.84ns)   --->   "%icmp_ln1003 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 106 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.99ns)   --->   "%icmp_ln1003_1 = icmp_eq  i52 %tmp_5, i52 0"   --->   Operation 107 'icmp' 'icmp_ln1003_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.25ns)   --->   "%and_ln25 = and i1 %icmp_ln1003, i1 %icmp_ln1003_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 108 'and' 'and_ln25' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (0.84ns)   --->   "%icmp_ln1003_2 = icmp_eq  i11 %tmp_6, i11 0"   --->   Operation 109 'icmp' 'icmp_ln1003_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.99ns)   --->   "%icmp_ln1003_3 = icmp_eq  i52 %tmp_7, i52 0"   --->   Operation 110 'icmp' 'icmp_ln1003_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.84ns)   --->   "%icmp_ln1003_4 = icmp_eq  i11 %tmp, i11 2047"   --->   Operation 111 'icmp' 'icmp_ln1003_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%xor_ln1007 = xor i1 %icmp_ln1003_1, i1 1"   --->   Operation 112 'xor' 'xor_ln1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.84ns)   --->   "%icmp_ln1003_5 = icmp_eq  i11 %tmp_6, i11 2047"   --->   Operation 113 'icmp' 'icmp_ln1003_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.99ns)   --->   "%icmp_ln1007 = icmp_ne  i52 %tmp_7, i52 0"   --->   Operation 114 'icmp' 'icmp_ln1007' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.25ns)   --->   "%and_ln18 = and i1 %icmp_ln1003_5, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 115 'and' 'and_ln18' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln25_1 = and i1 %icmp_ln1003_2, i1 %icmp_ln1003_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 116 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln25 = xor i1 %and_ln25_1, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 117 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln25_2 = and i1 %and_ln25, i1 %xor_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 118 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_2 = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %tmp_5, i32 51, i1 1"   --->   Operation 119 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %p_Result_s, i11 2047, i52 %p_Result_2"   --->   Operation 120 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res = bitcast i64 %p_Result_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 121 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 122 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 %trunc_ln368"   --->   Operation 123 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %data_V_1"   --->   Operation 124 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_1, i63 %trunc_ln368_1"   --->   Operation 125 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (1.06ns)   --->   "%ymaggreater = icmp_slt  i64 %p_Result_4, i64 %p_Result_5" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 126 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 127 'xor' 'xor_ln39' <Predicate = (p_Result_s & p_Result_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 128 'select' 'select_ln39' <Predicate = (p_Result_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.25ns) (out node of the LUT)   --->   "%ymaggreater_1 = select i1 %p_Result_1, i1 %select_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 129 'select' 'ymaggreater_1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res_1 = select i1 %ymaggreater_1, i64 %dc_1, i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 130 'select' 'res_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln18_1 = and i1 %icmp_ln1003_4, i1 %xor_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 131 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18_2 = and i1 %and_ln18_1, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 132 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18_2, i64 %res, i64 %res_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 133 'select' 'res_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln25_3 = and i1 %icmp_ln1003_3, i1 %and_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 134 'and' 'and_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln25_4 = and i1 %and_ln25_3, i1 %icmp_ln1003_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 135 'and' 'and_ln25_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_3 = select i1 %and_ln25_4, i64 %dc_1, i64 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 136 'select' 'res_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_3 = and i1 %icmp_ln1003_5, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 137 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%xor_ln18 = xor i1 %and_ln18_3, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 138 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_4 = and i1 %and_ln18_1, i1 %xor_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 139 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_4 = select i1 %and_ln18_4, i64 %dc_1, i64 %res_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 140 'select' 'res_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln18_1 = xor i1 %icmp_ln1003_4, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 141 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%or_ln18 = or i1 %icmp_ln1003_1, i1 %xor_ln18_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 142 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln18_2 = xor i1 %and_ln25, i1 %or_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 143 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln18_1 = or i1 %and_ln25_2, i1 %xor_ln18_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 144 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%and_ln18_5 = and i1 %or_ln18_1, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 145 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_5 = select i1 %and_ln18_5, i64 %dc, i64 %res_4" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 146 'select' 'res_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 147 [2/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_5" [MagicWand/model_functions.c:93]   --->   Operation 147 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.60>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [MagicWand/model_functions.c:81]   --->   Operation 148 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_5" [MagicWand/model_functions.c:93]   --->   Operation 149 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [3]  (0 ns)
	'store' operation ('store_ln83', MagicWand/model_functions.c:83) of constant 0 on local variable 'd' [4]  (0.402 ns)

 <State 2>: 0.723ns
The critical path consists of the following:
	'load' operation ('d', MagicWand/model_functions.c:83) on local variable 'd' [7]  (0 ns)
	'add' operation ('add_ln83', MagicWand/model_functions.c:83) [12]  (0.723 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i', MagicWand/model_functions.c:85) with incoming values : ('add_ln85', MagicWand/model_functions.c:85) [18]  (0 ns)
	'mul' operation ('mul', MagicWand/model_functions.c:85) [29]  (1.55 ns)
	'add' operation ('arrayidx121_sum', MagicWand/model_functions.c:85) [39]  (0.719 ns)

 <State 4>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 5>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 6>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 7>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 8>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 9>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 10>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 11>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 12>: 1.57ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)

 <State 13>: 3.08ns
The critical path consists of the following:
	'urem' operation ('rem_urem', MagicWand/model_functions.c:85) [34]  (1.57 ns)
	'icmp' operation ('icmp_ln88', MagicWand/model_functions.c:88) [36]  (0.407 ns)
	blocking operation 1.1 ns on control path)

 <State 14>: 1.1ns
The critical path consists of the following:
	'load' operation ('out_0_load', MagicWand/model_functions.c:93) on array 'out_0' [49]  (1.1 ns)

 <State 15>: 1.1ns
The critical path consists of the following:
	'load' operation ('out_0_load', MagicWand/model_functions.c:93) on array 'out_0' [49]  (1.1 ns)

 <State 16>: 2.59ns
The critical path consists of the following:
	'phi' operation ('j', MagicWand/model_functions.c:91) with incoming values : ('add_ln91', MagicWand/model_functions.c:91) [52]  (0 ns)
	'add' operation ('tmp3', MagicWand/model_functions.c:91) [62]  (0.719 ns)
	'add' operation ('add_ln93', MagicWand/model_functions.c:93) [64]  (0.77 ns)
	'getelementptr' operation ('m_addr', MagicWand/model_functions.c:93) [66]  (0 ns)
	'load' operation ('m_load', MagicWand/model_functions.c:93) on array 'm' [67]  (1.1 ns)

 <State 17>: 3.37ns
The critical path consists of the following:
	'load' operation ('m_load', MagicWand/model_functions.c:93) on array 'm' [67]  (1.1 ns)
	'fpext' operation ('y', MagicWand/model_functions.c:93) [68]  (2.27 ns)

 <State 18>: 2.27ns
The critical path consists of the following:
	'fpext' operation ('x', MagicWand/model_functions.c:93) [60]  (2.27 ns)

 <State 19>: 5.55ns
The critical path consists of the following:
	'icmp' operation ('ymaggreater', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [99]  (1.07 ns)
	'select' operation ('ymaggreater', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [102]  (0.256 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [103]  (0 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [106]  (0.404 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [109]  (0.404 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [113]  (0.404 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [119]  (0.404 ns)
	'fptrunc' operation ('conv', MagicWand/model_functions.c:93) [120]  (2.61 ns)

 <State 20>: 2.61ns
The critical path consists of the following:
	'fptrunc' operation ('conv', MagicWand/model_functions.c:93) [120]  (2.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
