// Seed: 3854297552
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  time id_14 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1
);
  always id_0 <= 1;
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_3, id_4;
  wand id_5 = 1 && id_3;
  assign id_3 = id_5;
  supply0 id_6;
  always $display(1);
  always id_4 = 1'h0;
  assign id_4 = id_3;
  assign id_5 = id_3;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8
  );
  wire id_9, id_10, id_11;
  assign id_3 = 1'b0;
endmodule
