 Here is the Verilog code for the module you described:

```verilog
module TopModule (
  input a,
  input b,
  input c,
  output w,
  output x,
  output y,
  output z
);

assign w = a; // Assign signal 'a' to 'w'
assign x = b; // Assign signal 'b' to 'x'
assign y = b; // Assign signal 'b' to 'y' (same as 'x')
assign z = c; // Assign signal 'c' to 'z'

endmodule
```

This code creates a module named `TopModule` with 3 inputs (`a`, `b`, and `c`) and 4 outputs (`w`, `x`, `y`, and `z`). The connections you described are made using the `assign` keyword, which behaves like a wire.