# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/Lab2_mem/sim/Lab2_mem.v" \
"../../../../project_1.srcs/sources_1/new/Lab2_top.v" \
"../../../../project_1.srcs/sim_1/new/Lab2_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
