
Timer_Interrupt_Priority.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000338  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004e4  080004ec  000104ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004e4  080004e4  000104ec  2**0
                  CONTENTS
  4 .ARM          00000000  080004e4  080004e4  000104ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004e4  080004ec  000104ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004e4  080004e4  000104e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004e8  080004e8  000104e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000104ec  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000104ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ac8  00000000  00000000  00010516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000001c4  00000000  00000000  00010fde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000070  00000000  00000000  000111a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000058  00000000  00000000  00011218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a285  00000000  00000000  00011270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000062f  00000000  00000000  0002b4f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009395e  00000000  00000000  0002bb24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000bf482  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000108  00000000  00000000  000bf4d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080004cc 	.word	0x080004cc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	080004cc 	.word	0x080004cc

080001ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	db0b      	blt.n	8000216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001fe:	79fb      	ldrb	r3, [r7, #7]
 8000200:	f003 021f 	and.w	r2, r3, #31
 8000204:	4906      	ldr	r1, [pc, #24]	; (8000220 <__NVIC_EnableIRQ+0x34>)
 8000206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020a:	095b      	lsrs	r3, r3, #5
 800020c:	2001      	movs	r0, #1
 800020e:	fa00 f202 	lsl.w	r2, r0, r2
 8000212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000216:	bf00      	nop
 8000218:	370c      	adds	r7, #12
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr
 8000220:	e000e100 	.word	0xe000e100

08000224 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	6039      	str	r1, [r7, #0]
 800022e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000234:	2b00      	cmp	r3, #0
 8000236:	db0a      	blt.n	800024e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	b2da      	uxtb	r2, r3
 800023c:	490c      	ldr	r1, [pc, #48]	; (8000270 <__NVIC_SetPriority+0x4c>)
 800023e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000242:	0112      	lsls	r2, r2, #4
 8000244:	b2d2      	uxtb	r2, r2
 8000246:	440b      	add	r3, r1
 8000248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800024c:	e00a      	b.n	8000264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	b2da      	uxtb	r2, r3
 8000252:	4908      	ldr	r1, [pc, #32]	; (8000274 <__NVIC_SetPriority+0x50>)
 8000254:	79fb      	ldrb	r3, [r7, #7]
 8000256:	f003 030f 	and.w	r3, r3, #15
 800025a:	3b04      	subs	r3, #4
 800025c:	0112      	lsls	r2, r2, #4
 800025e:	b2d2      	uxtb	r2, r2
 8000260:	440b      	add	r3, r1
 8000262:	761a      	strb	r2, [r3, #24]
}
 8000264:	bf00      	nop
 8000266:	370c      	adds	r7, #12
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000e100 	.word	0xe000e100
 8000274:	e000ed00 	.word	0xe000ed00

08000278 <main>:
#define PRIO_TIM4 4


void delayMs(int n);

int main(void) {
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN; /* enable GPIOG clock */
 800027c:	4b36      	ldr	r3, [pc, #216]	; (8000358 <main+0xe0>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4a35      	ldr	r2, [pc, #212]	; (8000358 <main+0xe0>)
 8000282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000286:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOG->MODER &= ~GPIO_MODER_MODE13; /* clear pin mode */
 8000288:	4b34      	ldr	r3, [pc, #208]	; (800035c <main+0xe4>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a33      	ldr	r2, [pc, #204]	; (800035c <main+0xe4>)
 800028e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000292:	6013      	str	r3, [r2, #0]

	GPIOG->MODER |= GPIO_MODER_MODE13_0; /* set pin to output mode */
 8000294:	4b31      	ldr	r3, [pc, #196]	; (800035c <main+0xe4>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a30      	ldr	r2, [pc, #192]	; (800035c <main+0xe4>)
 800029a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800029e:	6013      	str	r3, [r2, #0]

	/* Configure Timer2  */
	RCC->APB1ENR |=RCC_APB1ENR_TIM3EN ; // enable the timer 3 clock
 80002a0:	4b2d      	ldr	r3, [pc, #180]	; (8000358 <main+0xe0>)
 80002a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002a4:	4a2c      	ldr	r2, [pc, #176]	; (8000358 <main+0xe0>)
 80002a6:	f043 0302 	orr.w	r3, r3, #2
 80002aa:	6413      	str	r3, [r2, #64]	; 0x40

	TIM3->PSC = 1000-1; //divide the system clock by 1000
 80002ac:	4b2c      	ldr	r3, [pc, #176]	; (8000360 <main+0xe8>)
 80002ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80002b2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 15500 - 1; // THIS is use to divide the remaining value of the system clock
 80002b4:	4b2a      	ldr	r3, [pc, #168]	; (8000360 <main+0xe8>)
 80002b6:	f643 428b 	movw	r2, #15499	; 0x3c8b
 80002ba:	62da      	str	r2, [r3, #44]	; 0x2c
							// to give it 1Khz in 1Seconds

	TIM3->CR1 |= TIM_CR1_CEN; // This enable tim4
 80002bc:	4b28      	ldr	r3, [pc, #160]	; (8000360 <main+0xe8>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a27      	ldr	r2, [pc, #156]	; (8000360 <main+0xe8>)
 80002c2:	f043 0301 	orr.w	r3, r3, #1
 80002c6:	6013      	str	r3, [r2, #0]

	// Enable Timer 2 Update Interrupt
	TIM3->DIER |= TIM_DIER_UIE;
 80002c8:	4b25      	ldr	r3, [pc, #148]	; (8000360 <main+0xe8>)
 80002ca:	68db      	ldr	r3, [r3, #12]
 80002cc:	4a24      	ldr	r2, [pc, #144]	; (8000360 <main+0xe8>)
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(TIM3_IRQn, PRIO_TIM3); // Highest priority
 80002d4:	2103      	movs	r1, #3
 80002d6:	201d      	movs	r0, #29
 80002d8:	f7ff ffa4 	bl	8000224 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn);
 80002dc:	201d      	movs	r0, #29
 80002de:	f7ff ff85 	bl	80001ec <__NVIC_EnableIRQ>



	GPIOG->MODER &= ~GPIO_MODER_MODE14; /* clear pin mode */
 80002e2:	4b1e      	ldr	r3, [pc, #120]	; (800035c <main+0xe4>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	4a1d      	ldr	r2, [pc, #116]	; (800035c <main+0xe4>)
 80002e8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80002ec:	6013      	str	r3, [r2, #0]

	GPIOG->MODER |= GPIO_MODER_MODE14_0; /* set pin to output mode */
 80002ee:	4b1b      	ldr	r3, [pc, #108]	; (800035c <main+0xe4>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a1a      	ldr	r2, [pc, #104]	; (800035c <main+0xe4>)
 80002f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f8:	6013      	str	r3, [r2, #0]

	GPIOG->MODER &= ~GPIO_MODER_MODE15; /* clear pin mode */
 80002fa:	4b18      	ldr	r3, [pc, #96]	; (800035c <main+0xe4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4a17      	ldr	r2, [pc, #92]	; (800035c <main+0xe4>)
 8000300:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000304:	6013      	str	r3, [r2, #0]

	GPIOG->MODER |= GPIO_MODER_MODE15_0; /* set pin to output mode */
 8000306:	4b15      	ldr	r3, [pc, #84]	; (800035c <main+0xe4>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4a14      	ldr	r2, [pc, #80]	; (800035c <main+0xe4>)
 800030c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000310:	6013      	str	r3, [r2, #0]


	/* Configure Timer2  */
	RCC->APB1ENR |=RCC_APB1ENR_TIM4EN; // enable the timer 2 clock
 8000312:	4b11      	ldr	r3, [pc, #68]	; (8000358 <main+0xe0>)
 8000314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000316:	4a10      	ldr	r2, [pc, #64]	; (8000358 <main+0xe0>)
 8000318:	f043 0304 	orr.w	r3, r3, #4
 800031c:	6413      	str	r3, [r2, #64]	; 0x40

	TIM4->PSC = 1000-1; //divide the system clock by 1000
 800031e:	4b11      	ldr	r3, [pc, #68]	; (8000364 <main+0xec>)
 8000320:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000324:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->ARR = 1562 - 1; // THIS is use to divide the remaining value of the system clock
 8000326:	4b0f      	ldr	r3, [pc, #60]	; (8000364 <main+0xec>)
 8000328:	f240 6219 	movw	r2, #1561	; 0x619
 800032c:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->CR1 |= TIM_CR1_CEN; // This enable tim3
 800032e:	4b0d      	ldr	r3, [pc, #52]	; (8000364 <main+0xec>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a0c      	ldr	r2, [pc, #48]	; (8000364 <main+0xec>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6013      	str	r3, [r2, #0]

	// Enable Timer 2 Update Interrupt
	TIM4->DIER |= TIM_DIER_UIE;
 800033a:	4b0a      	ldr	r3, [pc, #40]	; (8000364 <main+0xec>)
 800033c:	68db      	ldr	r3, [r3, #12]
 800033e:	4a09      	ldr	r2, [pc, #36]	; (8000364 <main+0xec>)
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(TIM4_IRQn, PRIO_TIM4); // Highest priority
 8000346:	2104      	movs	r1, #4
 8000348:	201e      	movs	r0, #30
 800034a:	f7ff ff6b 	bl	8000224 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn);
 800034e:	201e      	movs	r0, #30
 8000350:	f7ff ff4c 	bl	80001ec <__NVIC_EnableIRQ>


	while (1)
 8000354:	e7fe      	b.n	8000354 <main+0xdc>
 8000356:	bf00      	nop
 8000358:	40023800 	.word	0x40023800
 800035c:	40021800 	.word	0x40021800
 8000360:	40000400 	.word	0x40000400
 8000364:	40000800 	.word	0x40000800

08000368 <TIM3_IRQHandler>:
	}
}


void TIM3_IRQHandler(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0

	GPIOG->ODR |= 1 << 13;
 800036c:	4b0b      	ldr	r3, [pc, #44]	; (800039c <TIM3_IRQHandler+0x34>)
 800036e:	695b      	ldr	r3, [r3, #20]
 8000370:	4a0a      	ldr	r2, [pc, #40]	; (800039c <TIM3_IRQHandler+0x34>)
 8000372:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000376:	6153      	str	r3, [r2, #20]
	delayMs(500);
 8000378:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800037c:	f000 f83c 	bl	80003f8 <delayMs>
	GPIOG->ODR &= ~(1 << 13);
 8000380:	4b06      	ldr	r3, [pc, #24]	; (800039c <TIM3_IRQHandler+0x34>)
 8000382:	695b      	ldr	r3, [r3, #20]
 8000384:	4a05      	ldr	r2, [pc, #20]	; (800039c <TIM3_IRQHandler+0x34>)
 8000386:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800038a:	6153      	str	r3, [r2, #20]

	TIM3->SR &= ~TIM_SR_UIF; // Clear the UIF register
 800038c:	4b04      	ldr	r3, [pc, #16]	; (80003a0 <TIM3_IRQHandler+0x38>)
 800038e:	691b      	ldr	r3, [r3, #16]
 8000390:	4a03      	ldr	r2, [pc, #12]	; (80003a0 <TIM3_IRQHandler+0x38>)
 8000392:	f023 0301 	bic.w	r3, r3, #1
 8000396:	6113      	str	r3, [r2, #16]
}
 8000398:	bf00      	nop
 800039a:	bd80      	pop	{r7, pc}
 800039c:	40021800 	.word	0x40021800
 80003a0:	40000400 	.word	0x40000400

080003a4 <TIM4_IRQHandler>:



void TIM4_IRQHandler(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0

	GPIOG->ODR |= 1 << 14;
 80003a8:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003aa:	695b      	ldr	r3, [r3, #20]
 80003ac:	4a10      	ldr	r2, [pc, #64]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003b2:	6153      	str	r3, [r2, #20]
	GPIOG->ODR |= 1 << 15;
 80003b4:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	4a0d      	ldr	r2, [pc, #52]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80003be:	6153      	str	r3, [r2, #20]
	delayMs(25);
 80003c0:	2019      	movs	r0, #25
 80003c2:	f000 f819 	bl	80003f8 <delayMs>
	GPIOG->ODR &= ~(1 << 14);
 80003c6:	4b0a      	ldr	r3, [pc, #40]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	4a09      	ldr	r2, [pc, #36]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80003d0:	6153      	str	r3, [r2, #20]
	GPIOG->ODR &= ~(1 << 15);
 80003d2:	4b07      	ldr	r3, [pc, #28]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	4a06      	ldr	r2, [pc, #24]	; (80003f0 <TIM4_IRQHandler+0x4c>)
 80003d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80003dc:	6153      	str	r3, [r2, #20]

	TIM4->SR &= ~TIM_SR_UIF; // Clear the UIF register
 80003de:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <TIM4_IRQHandler+0x50>)
 80003e0:	691b      	ldr	r3, [r3, #16]
 80003e2:	4a04      	ldr	r2, [pc, #16]	; (80003f4 <TIM4_IRQHandler+0x50>)
 80003e4:	f023 0301 	bic.w	r3, r3, #1
 80003e8:	6113      	str	r3, [r2, #16]

}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40021800 	.word	0x40021800
 80003f4:	40000800 	.word	0x40000800

080003f8 <delayMs>:


void delayMs(int n)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
	int i;
	for (; n > 0; n--)
 8000400:	e00d      	b.n	800041e <delayMs+0x26>
		for (i = 0; i < 3195; i++);
 8000402:	2300      	movs	r3, #0
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	e002      	b.n	800040e <delayMs+0x16>
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	3301      	adds	r3, #1
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	f640 427a 	movw	r2, #3194	; 0xc7a
 8000414:	4293      	cmp	r3, r2
 8000416:	ddf7      	ble.n	8000408 <delayMs+0x10>
	for (; n > 0; n--)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	3b01      	subs	r3, #1
 800041c:	607b      	str	r3, [r7, #4]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2b00      	cmp	r3, #0
 8000422:	dcee      	bgt.n	8000402 <delayMs+0xa>
}
 8000424:	bf00      	nop
 8000426:	bf00      	nop
 8000428:	3714      	adds	r7, #20
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr

08000430 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000430:	480d      	ldr	r0, [pc, #52]	; (8000468 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000432:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000434:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000438:	480c      	ldr	r0, [pc, #48]	; (800046c <LoopForever+0x6>)
  ldr r1, =_edata
 800043a:	490d      	ldr	r1, [pc, #52]	; (8000470 <LoopForever+0xa>)
  ldr r2, =_sidata
 800043c:	4a0d      	ldr	r2, [pc, #52]	; (8000474 <LoopForever+0xe>)
  movs r3, #0
 800043e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000440:	e002      	b.n	8000448 <LoopCopyDataInit>

08000442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000446:	3304      	adds	r3, #4

08000448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800044a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800044c:	d3f9      	bcc.n	8000442 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800044e:	4a0a      	ldr	r2, [pc, #40]	; (8000478 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000450:	4c0a      	ldr	r4, [pc, #40]	; (800047c <LoopForever+0x16>)
  movs r3, #0
 8000452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000454:	e001      	b.n	800045a <LoopFillZerobss>

08000456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000458:	3204      	adds	r2, #4

0800045a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800045a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800045c:	d3fb      	bcc.n	8000456 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800045e:	f000 f811 	bl	8000484 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000462:	f7ff ff09 	bl	8000278 <main>

08000466 <LoopForever>:

LoopForever:
  b LoopForever
 8000466:	e7fe      	b.n	8000466 <LoopForever>
  ldr   r0, =_estack
 8000468:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800046c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000470:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000474:	080004ec 	.word	0x080004ec
  ldr r2, =_sbss
 8000478:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800047c:	2000001c 	.word	0x2000001c

08000480 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000480:	e7fe      	b.n	8000480 <ADC_IRQHandler>
	...

08000484 <__libc_init_array>:
 8000484:	b570      	push	{r4, r5, r6, lr}
 8000486:	4d0d      	ldr	r5, [pc, #52]	; (80004bc <__libc_init_array+0x38>)
 8000488:	4c0d      	ldr	r4, [pc, #52]	; (80004c0 <__libc_init_array+0x3c>)
 800048a:	1b64      	subs	r4, r4, r5
 800048c:	10a4      	asrs	r4, r4, #2
 800048e:	2600      	movs	r6, #0
 8000490:	42a6      	cmp	r6, r4
 8000492:	d109      	bne.n	80004a8 <__libc_init_array+0x24>
 8000494:	4d0b      	ldr	r5, [pc, #44]	; (80004c4 <__libc_init_array+0x40>)
 8000496:	4c0c      	ldr	r4, [pc, #48]	; (80004c8 <__libc_init_array+0x44>)
 8000498:	f000 f818 	bl	80004cc <_init>
 800049c:	1b64      	subs	r4, r4, r5
 800049e:	10a4      	asrs	r4, r4, #2
 80004a0:	2600      	movs	r6, #0
 80004a2:	42a6      	cmp	r6, r4
 80004a4:	d105      	bne.n	80004b2 <__libc_init_array+0x2e>
 80004a6:	bd70      	pop	{r4, r5, r6, pc}
 80004a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ac:	4798      	blx	r3
 80004ae:	3601      	adds	r6, #1
 80004b0:	e7ee      	b.n	8000490 <__libc_init_array+0xc>
 80004b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004b6:	4798      	blx	r3
 80004b8:	3601      	adds	r6, #1
 80004ba:	e7f2      	b.n	80004a2 <__libc_init_array+0x1e>
 80004bc:	080004e4 	.word	0x080004e4
 80004c0:	080004e4 	.word	0x080004e4
 80004c4:	080004e4 	.word	0x080004e4
 80004c8:	080004e8 	.word	0x080004e8

080004cc <_init>:
 80004cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ce:	bf00      	nop
 80004d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d2:	bc08      	pop	{r3}
 80004d4:	469e      	mov	lr, r3
 80004d6:	4770      	bx	lr

080004d8 <_fini>:
 80004d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004da:	bf00      	nop
 80004dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004de:	bc08      	pop	{r3}
 80004e0:	469e      	mov	lr, r3
 80004e2:	4770      	bx	lr
