// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/05/2024 10:32:10"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	REG_write_outp_WB,
	clk,
	global_reset,
	PC_next_WB,
	PC_inc_ID,
	PC_inc_EX,
	PC_inc_MEM,
	IMEM_out,
	output_sys,
	output_sel,
	REG_write_adr_WB);
output 	REG_write_outp_WB;
input 	clk;
input 	global_reset;
output 	[7:0] PC_next_WB;
output 	[7:0] PC_inc_ID;
output 	[7:0] PC_inc_EX;
output 	[7:0] PC_inc_MEM;
output 	[31:0] IMEM_out;
output 	[7:0] output_sys;
input 	[2:0] output_sel;
output 	[2:0] REG_write_adr_WB;

// Design Ports Information
// REG_write_outp_WB	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[3]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_next_WB[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[5]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[2]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_ID[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[7]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_EX[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[7]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_inc_MEM[0]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[31]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[30]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[29]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[28]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[26]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[25]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[24]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[23]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[22]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[21]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[20]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[19]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[18]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[17]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[16]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[13]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[10]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[9]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[2]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[1]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMEM_out[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[6]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sys[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_WB[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_WB[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_write_adr_WB[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// global_reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sel[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sel[1]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_sel[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \output_sys[7]~output_o ;
wire \output_sys[6]~output_o ;
wire \output_sys[5]~output_o ;
wire \output_sys[4]~output_o ;
wire \output_sys[3]~output_o ;
wire \output_sys[2]~output_o ;
wire \output_sys[1]~output_o ;
wire \output_sys[0]~output_o ;
wire \REG_write_outp_WB~output_o ;
wire \PC_next_WB[7]~output_o ;
wire \PC_next_WB[6]~output_o ;
wire \PC_next_WB[5]~output_o ;
wire \PC_next_WB[4]~output_o ;
wire \PC_next_WB[3]~output_o ;
wire \PC_next_WB[2]~output_o ;
wire \PC_next_WB[1]~output_o ;
wire \PC_next_WB[0]~output_o ;
wire \PC_inc_ID[7]~output_o ;
wire \PC_inc_ID[6]~output_o ;
wire \PC_inc_ID[5]~output_o ;
wire \PC_inc_ID[4]~output_o ;
wire \PC_inc_ID[3]~output_o ;
wire \PC_inc_ID[2]~output_o ;
wire \PC_inc_ID[1]~output_o ;
wire \PC_inc_ID[0]~output_o ;
wire \PC_inc_EX[7]~output_o ;
wire \PC_inc_EX[6]~output_o ;
wire \PC_inc_EX[5]~output_o ;
wire \PC_inc_EX[4]~output_o ;
wire \PC_inc_EX[3]~output_o ;
wire \PC_inc_EX[2]~output_o ;
wire \PC_inc_EX[1]~output_o ;
wire \PC_inc_EX[0]~output_o ;
wire \PC_inc_MEM[7]~output_o ;
wire \PC_inc_MEM[6]~output_o ;
wire \PC_inc_MEM[5]~output_o ;
wire \PC_inc_MEM[4]~output_o ;
wire \PC_inc_MEM[3]~output_o ;
wire \PC_inc_MEM[2]~output_o ;
wire \PC_inc_MEM[1]~output_o ;
wire \PC_inc_MEM[0]~output_o ;
wire \IMEM_out[31]~output_o ;
wire \IMEM_out[30]~output_o ;
wire \IMEM_out[29]~output_o ;
wire \IMEM_out[28]~output_o ;
wire \IMEM_out[27]~output_o ;
wire \IMEM_out[26]~output_o ;
wire \IMEM_out[25]~output_o ;
wire \IMEM_out[24]~output_o ;
wire \IMEM_out[23]~output_o ;
wire \IMEM_out[22]~output_o ;
wire \IMEM_out[21]~output_o ;
wire \IMEM_out[20]~output_o ;
wire \IMEM_out[19]~output_o ;
wire \IMEM_out[18]~output_o ;
wire \IMEM_out[17]~output_o ;
wire \IMEM_out[16]~output_o ;
wire \IMEM_out[15]~output_o ;
wire \IMEM_out[14]~output_o ;
wire \IMEM_out[13]~output_o ;
wire \IMEM_out[12]~output_o ;
wire \IMEM_out[11]~output_o ;
wire \IMEM_out[10]~output_o ;
wire \IMEM_out[9]~output_o ;
wire \IMEM_out[8]~output_o ;
wire \IMEM_out[7]~output_o ;
wire \IMEM_out[6]~output_o ;
wire \IMEM_out[5]~output_o ;
wire \IMEM_out[4]~output_o ;
wire \IMEM_out[3]~output_o ;
wire \IMEM_out[2]~output_o ;
wire \IMEM_out[1]~output_o ;
wire \IMEM_out[0]~output_o ;
wire \REG_write_adr_WB[2]~output_o ;
wire \REG_write_adr_WB[1]~output_o ;
wire \REG_write_adr_WB[0]~output_o ;
wire \output_sel[1]~input_o ;
wire \output_sel[2]~input_o ;
wire \output_sel[0]~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst9|loop0:0:dff|master|q_t~0_combout ;
wire \global_reset~input_o ;
wire \global_reset~inputclkctrl_outclk ;
wire \inst9|loop0:0:dff|master|q_t~q ;
wire \inst9|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst9|loop0:0:dff|slave|q_t~q ;
wire \inst13|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst13|loop0:0:dff|master|q_t~q ;
wire \inst13|loop0:0:dff|slave|q_t~q ;
wire \inst14|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst14|loop0:0:dff|master|q_t~q ;
wire \inst14|loop0:0:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \inst9|loop0:1:dff|master|q_t~q ;
wire \inst9|loop0:1:dff|slave|q_t~q ;
wire \inst13|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst13|loop0:1:dff|master|q_t~q ;
wire \inst13|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst13|loop0:1:dff|slave|q_t~q ;
wire \inst14|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst14|loop0:1:dff|master|q_t~q ;
wire \inst14|loop0:1:dff|slave|q_t~q ;
wire \inst9|loop0:2:dff|master|q_t~q ;
wire \inst9|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst9|loop0:2:dff|slave|q_t~q ;
wire \inst13|loop0:2:dff|master|q_t~q ;
wire \inst13|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst13|loop0:2:dff|slave|q_t~q ;
wire \inst14|loop0:2:dff|master|q_t~q ;
wire \inst14|loop0:2:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout ;
wire \inst12|reg_branch|master|q_t~q ;
wire \inst12|reg_branch|slave|q_t~feeder_combout ;
wire \inst12|reg_branch|slave|q_t~q ;
wire \inst|PC_inc_adder|WideAnd2~0_combout ;
wire \inst9|loop0:4:dff|master|q_t~q ;
wire \inst9|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst9|loop0:4:dff|slave|q_t~q ;
wire \inst13|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst13|loop0:4:dff|master|q_t~q ;
wire \inst13|loop0:4:dff|slave|q_t~q ;
wire \inst14|loop0:4:dff|master|q_t~q ;
wire \inst14|loop0:4:dff|slave|q_t~q ;
wire \inst|PC_inc_adder|WideAnd5~combout ;
wire \inst9|loop0:7:dff|master|q_t~q ;
wire \inst9|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst9|loop0:7:dff|slave|q_t~q ;
wire \inst13|loop0:7:dff|master|q_t~q ;
wire \inst13|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst13|loop0:7:dff|slave|q_t~q ;
wire \inst14|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst14|loop0:7:dff|master|q_t~q ;
wire \inst14|loop0:7:dff|slave|q_t~q ;
wire \inst9|loop0:5:dff|master|q_t~q ;
wire \inst9|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst9|loop0:5:dff|slave|q_t~q ;
wire \inst13|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst13|loop0:5:dff|master|q_t~q ;
wire \inst13|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst13|loop0:5:dff|slave|q_t~q ;
wire \inst14|loop0:5:dff|master|q_t~q ;
wire \inst14|loop0:5:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2_combout ;
wire \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0_combout ;
wire \inst9|loop0:3:dff|master|q_t~q ;
wire \inst9|loop0:3:dff|slave|q_t~q ;
wire \inst13|loop0:3:dff|master|q_t~q ;
wire \inst13|loop0:3:dff|slave|q_t~q ;
wire \inst14|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst14|loop0:3:dff|master|q_t~q ;
wire \inst14|loop0:3:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ;
wire \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1_combout ;
wire \inst9|loop0:6:dff|master|q_t~q ;
wire \inst9|loop0:6:dff|slave|q_t~q ;
wire \inst13|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst13|loop0:6:dff|master|q_t~q ;
wire \inst13|loop0:6:dff|slave|q_t~feeder_combout ;
wire \inst13|loop0:6:dff|slave|q_t~q ;
wire \inst14|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst14|loop0:6:dff|master|q_t~q ;
wire \inst14|loop0:6:dff|slave|q_t~feeder_combout ;
wire \inst14|loop0:6:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~combout ;
wire \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~q ;
wire \inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0_combout ;
wire \inst15|reg_PC_next|loop0:7:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_PC_next|loop0:7:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:7:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:7:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:6:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2_combout ;
wire \inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0_combout ;
wire \inst15|reg_PC_next|loop0:6:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:6:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:6:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:6:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:5:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3_combout ;
wire \inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0_combout ;
wire \inst15|reg_PC_next|loop0:5:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_PC_next|loop0:5:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:5:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:5:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:4:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ;
wire \inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2_combout ;
wire \inst15|reg_PC_next|loop0:4:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_PC_next|loop0:4:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:4:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:4:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout ;
wire \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0_combout ;
wire \inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2_combout ;
wire \inst15|reg_PC_next|loop0:3:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:3:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:3:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:3:dff|slave|q_t~q ;
wire \inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst11|reg_ALU_op|loop0:0:dff|master|q_t~q ;
wire \inst11|reg_branch|slave|q_t~q ;
wire \inst6|MainControlUnit_rkjerh|R~0_combout ;
wire \inst11|reg_ALU_op|loop0:1:dff|master|q_t~q ;
wire \inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ;
wire \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ;
wire \inst6|MainControlUnit_rkjerh|MemRead~combout ;
wire \inst11|reg_MEM_to_REG|master|q_t~q ;
wire \inst11|reg_MEM_to_REG|slave|q_t~feeder_combout ;
wire \inst11|reg_MEM_to_REG|slave|q_t~q ;
wire \inst12|reg_MEM_to_REG|master|q_t~feeder_combout ;
wire \inst12|reg_MEM_to_REG|master|q_t~q ;
wire \inst12|reg_MEM_to_REG|slave|q_t~feeder_combout ;
wire \inst12|reg_MEM_to_REG|slave|q_t~q ;
wire \inst15|reg_MEM_to_REG|master|q_t~q ;
wire \inst15|reg_MEM_to_REG|slave|q_t~q ;
wire \inst12|reg_ALU_result|loop0:5:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:5:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_ALU_result|loop0:5:dff|slave|q_t~q ;
wire \inst6|MainControlUnit_rkjerh|MemWrite~combout ;
wire \inst11|reg_MEM_write|master|q_t~q ;
wire \inst11|reg_MEM_write|slave|q_t~feeder_combout ;
wire \inst11|reg_MEM_write|slave|q_t~q ;
wire \inst12|reg_MEM_write|master|q_t~feeder_combout ;
wire \inst12|reg_MEM_write|master|q_t~q ;
wire \inst12|reg_MEM_write|slave|q_t~q ;
wire \inst11|reg_ALU_src|master|q_t~feeder_combout ;
wire \inst11|reg_ALU_src|master|q_t~q ;
wire \inst11|reg_ALU_src|slave|q_t~q ;
wire \inst5|ALU_mux|outp[0]~7_combout ;
wire \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ;
wire \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst6|MainControlUnit_rkjerh|RegWrite~combout ;
wire \inst11|reg_REG_write_outp|master|q_t~q ;
wire \inst11|reg_REG_write_outp|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_write_outp|slave|q_t~q ;
wire \inst12|reg_REG_write_outp|master|q_t~q ;
wire \inst12|reg_REG_write_outp|slave|q_t~feeder_combout ;
wire \inst12|reg_REG_write_outp|slave|q_t~q ;
wire \inst15|reg_REG_write_outp|master|q_t~feeder_combout ;
wire \inst15|reg_REG_write_outp|master|q_t~q ;
wire \inst15|reg_REG_write_outp|slave|q_t~q ;
wire \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst6|registers|decode|Equal0~7_combout ;
wire \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~5_combout ;
wire \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~6_combout ;
wire \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[0]~37_combout ;
wire \inst6|registers|reg1_data[0]~38_combout ;
wire \inst6|registers|decode|Equal0~3_combout ;
wire \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~1_combout ;
wire \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~2_combout ;
wire \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[0]~35_combout ;
wire \inst6|registers|reg1_data[0]~36_combout ;
wire \inst6|registers|reg1_data[0]~39_combout ;
wire \inst11|reg_REG_data1|loop0:0:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ;
wire \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst12|reg_ALU_result|loop0:0:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:0:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:0:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_ALU_result|loop0:0:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst15|reg_ALU_result|loop0:1:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:1:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:2:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|decode|Equal0~4_combout ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[3]~22_combout ;
wire \inst6|registers|reg2_data[3]~23_combout ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[3]~20_combout ;
wire \inst6|registers|reg2_data[3]~21_combout ;
wire \inst6|registers|reg2_data[3]~24_combout ;
wire \inst11|reg_REG_data2|loop0:3:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q ;
wire \inst5|ALU_mux|outp[3]~4_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[2]~27_combout ;
wire \inst6|registers|reg2_data[2]~28_combout ;
wire \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[2]~25_combout ;
wire \inst6|registers|reg2_data[2]~26_combout ;
wire \inst6|registers|reg2_data[2]~29_combout ;
wire \inst11|reg_REG_data2|loop0:2:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ;
wire \inst5|ALU_mux|outp[2]~5_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[1]~30_combout ;
wire \inst6|registers|reg2_data[1]~31_combout ;
wire \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[1]~32_combout ;
wire \inst6|registers|reg2_data[1]~33_combout ;
wire \inst6|registers|reg2_data[1]~34_combout ;
wire \inst11|reg_REG_data2|loop0:1:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q ;
wire \inst5|ALU_mux|outp[1]~6_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[4]~15_combout ;
wire \inst6|registers|reg2_data[4]~16_combout ;
wire \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[4]~17_combout ;
wire \inst6|registers|reg2_data[4]~18_combout ;
wire \inst6|registers|reg2_data[4]~19_combout ;
wire \inst11|reg_REG_data2|loop0:4:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[5]~12_combout ;
wire \inst6|registers|reg2_data[5]~13_combout ;
wire \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[5]~10_combout ;
wire \inst6|registers|reg2_data[5]~11_combout ;
wire \inst6|registers|reg2_data[5]~14_combout ;
wire \inst11|reg_REG_data2|loop0:5:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:7:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:7:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:7:tsb|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[7]~0_combout ;
wire \inst6|registers|reg2_data[7]~1_combout ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[7]~2_combout ;
wire \inst6|registers|reg2_data[7]~3_combout ;
wire \inst6|registers|reg2_data[7]~4_combout ;
wire \inst11|reg_REG_data2|loop0:7:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder_combout ;
wire \inst15|reg_ALU_result|loop0:6:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:6:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:6:tsb|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[6]~7_combout ;
wire \inst6|registers|reg2_data[6]~8_combout ;
wire \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ;
wire \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[6]~5_combout ;
wire \inst6|registers|reg2_data[6]~6_combout ;
wire \inst6|registers|reg2_data[6]~9_combout ;
wire \inst11|reg_REG_data2|loop0:6:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q ;
wire \inst5|ALU_mux|outp[6]~1_combout ;
wire \inst6|registers|reg1_data[6]~7_combout ;
wire \inst6|registers|reg1_data[6]~8_combout ;
wire \inst6|registers|reg1_data[6]~5_combout ;
wire \inst6|registers|reg1_data[6]~6_combout ;
wire \inst6|registers|reg1_data[6]~9_combout ;
wire \inst11|reg_REG_data1|loop0:6:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ;
wire \inst5|ALU_mux|outp[4]~3_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ;
wire \inst5|ALU_mux|outp[5]~2_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ;
wire \inst12|reg_ALU_result|loop0:6:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder_combout ;
wire \inst15|reg_ALU_result|loop0:4:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:4:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:4:tsb|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[4]~17_combout ;
wire \inst6|registers|reg1_data[4]~18_combout ;
wire \inst6|registers|reg1_data[4]~15_combout ;
wire \inst6|registers|reg1_data[4]~16_combout ;
wire \inst6|registers|reg1_data[4]~19_combout ;
wire \inst11|reg_REG_data1|loop0:4:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ;
wire \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ;
wire \inst12|reg_ALU_result|loop0:4:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q ;
wire \inst15|reg_ALU_result|loop0:3:dff|master|q_t~q ;
wire \inst15|reg_ALU_result|loop0:3:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:3:tsb|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[3]~22_combout ;
wire \inst6|registers|reg1_data[3]~23_combout ;
wire \inst6|registers|reg1_data[3]~20_combout ;
wire \inst6|registers|reg1_data[3]~21_combout ;
wire \inst6|registers|reg1_data[3]~24_combout ;
wire \inst11|reg_REG_data1|loop0:3:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ;
wire \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ;
wire \inst12|reg_ALU_result|loop0:3:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:3:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ;
wire \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[2]~27_combout ;
wire \inst6|registers|reg1_data[2]~28_combout ;
wire \inst6|registers|reg1_data[2]~25_combout ;
wire \inst6|registers|reg1_data[2]~26_combout ;
wire \inst6|registers|reg1_data[2]~29_combout ;
wire \inst11|reg_REG_data1|loop0:2:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ;
wire \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ;
wire \inst12|reg_ALU_result|loop0:2:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_ALU_result|loop0:2:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ;
wire \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[1]~30_combout ;
wire \inst6|registers|reg1_data[1]~31_combout ;
wire \inst6|registers|reg1_data[1]~32_combout ;
wire \inst6|registers|reg1_data[1]~33_combout ;
wire \inst6|registers|reg1_data[1]~34_combout ;
wire \inst11|reg_REG_data1|loop0:1:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ;
wire \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ;
wire \inst12|reg_ALU_result|loop0:1:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ;
wire \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ;
wire \inst6|registers|reg2_data[0]~37_combout ;
wire \inst6|registers|reg2_data[0]~38_combout ;
wire \inst6|registers|reg2_data[0]~35_combout ;
wire \inst6|registers|reg2_data[0]~36_combout ;
wire \inst6|registers|reg2_data[0]~39_combout ;
wire \inst11|reg_REG_data2|loop0:0:dff|master|q_t~q ;
wire \inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q ;
wire \inst8|tsb0|loop0:5:tsb|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout ;
wire \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[5]~10_combout ;
wire \inst6|registers|reg1_data[5]~11_combout ;
wire \inst6|registers|reg1_data[5]~12_combout ;
wire \inst6|registers|reg1_data[5]~13_combout ;
wire \inst6|registers|reg1_data[5]~14_combout ;
wire \inst11|reg_REG_data1|loop0:5:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ;
wire \inst5|ALU|WideOr0~0_combout ;
wire \inst5|ALU|WideOr0~1_combout ;
wire \inst5|ALU|WideOr0~combout ;
wire \inst12|reg_ALU_zero|master|q_t~q ;
wire \inst12|reg_ALU_zero|slave|q_t~q ;
wire \inst7|comb~0_combout ;
wire \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1_combout ;
wire \inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2_combout ;
wire \inst15|reg_PC_next|loop0:2:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_PC_next|loop0:2:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:2:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:2:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ;
wire \inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0_combout ;
wire \inst15|reg_PC_next|loop0:1:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_PC_next|loop0:1:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:1:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:1:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~q ;
wire \inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q ;
wire \inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0_combout ;
wire \inst15|reg_PC_next|loop0:0:dff|master|q_t~q ;
wire \inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_PC_next|loop0:0:dff|slave|q_t~q ;
wire \inst1|PC_reg|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:0:dff|master|q_t~q ;
wire \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst1|PC_reg|loop0:0:dff|slave|q_t~q ;
wire \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~q ;
wire \inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q ;
wire \inst6|registers|reg1_data[7]~0_combout ;
wire \inst6|registers|reg1_data[7]~1_combout ;
wire \inst6|registers|reg1_data[7]~2_combout ;
wire \inst6|registers|reg1_data[7]~3_combout ;
wire \inst6|registers|reg1_data[7]~4_combout ;
wire \inst11|reg_REG_data1|loop0:7:dff|master|q_t~q ;
wire \inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q ;
wire \inst5|ALU_mux|outp[7]~0_combout ;
wire \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ;
wire \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ;
wire \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ;
wire \inst12|reg_ALU_result|loop0:7:dff|master|q_t~q ;
wire \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~q ;
wire \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~0_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~1_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~2_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~3_combout ;
wire \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:6:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:5:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:4:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:3:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout ;
wire \inst3|loop0:2:mux_i|loop0:1:tsb|outp~0_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout ;
wire \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout ;
wire \inst3|loop0:1:mux_i|dec|Equal0~4_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout ;
wire \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout ;
wire \inst3|loop0:1:mux_i|loop0:7:tsb|outp~5_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout ;
wire \inst3|loop0:0:mux_i|loop0:5:tsb|outp~0_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout ;
wire \inst3|loop0:0:mux_i|loop0:7:tsb|outp~5_combout ;
wire \inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ;
wire \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ;
wire \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ;
wire \inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ;
wire \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout ;
wire \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ;
wire \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ;
wire \inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ;
wire \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ;
wire \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ;
wire \inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ;
wire \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout ;
wire \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ;
wire \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ;
wire \inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ;
wire \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ;
wire \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ;
wire \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ;
wire \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout ;
wire \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ;
wire \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ;
wire \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ;
wire [3:0] \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum ;
wire [3:0] \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c ;
wire [3:0] \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum ;
wire [31:0] \IMEM|srom|rom_block|auto_generated|q_a ;
wire [7:0] \DMEM|sram|ram_block|auto_generated|q_a ;
wire [2:0] \inst5|ALU_Ctrl_asa|ALUControlSignal ;
wire [31:0] \inst|PC_inc_adder|a_inc1 ;

wire [35:0] \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \IMEM|srom|rom_block|auto_generated|q_a [0] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMEM|srom|rom_block|auto_generated|q_a [1] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMEM|srom|rom_block|auto_generated|q_a [2] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMEM|srom|rom_block|auto_generated|q_a [3] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMEM|srom|rom_block|auto_generated|q_a [4] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMEM|srom|rom_block|auto_generated|q_a [5] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMEM|srom|rom_block|auto_generated|q_a [6] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMEM|srom|rom_block|auto_generated|q_a [7] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IMEM|srom|rom_block|auto_generated|q_a [8] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IMEM|srom|rom_block|auto_generated|q_a [9] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IMEM|srom|rom_block|auto_generated|q_a [10] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IMEM|srom|rom_block|auto_generated|q_a [11] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IMEM|srom|rom_block|auto_generated|q_a [12] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IMEM|srom|rom_block|auto_generated|q_a [13] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IMEM|srom|rom_block|auto_generated|q_a [14] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IMEM|srom|rom_block|auto_generated|q_a [15] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \IMEM|srom|rom_block|auto_generated|q_a [16] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \IMEM|srom|rom_block|auto_generated|q_a [17] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \IMEM|srom|rom_block|auto_generated|q_a [18] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \IMEM|srom|rom_block|auto_generated|q_a [19] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \IMEM|srom|rom_block|auto_generated|q_a [20] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \IMEM|srom|rom_block|auto_generated|q_a [21] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \IMEM|srom|rom_block|auto_generated|q_a [22] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \IMEM|srom|rom_block|auto_generated|q_a [23] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \IMEM|srom|rom_block|auto_generated|q_a [24] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \IMEM|srom|rom_block|auto_generated|q_a [25] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \IMEM|srom|rom_block|auto_generated|q_a [26] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \IMEM|srom|rom_block|auto_generated|q_a [27] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \IMEM|srom|rom_block|auto_generated|q_a [28] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \IMEM|srom|rom_block|auto_generated|q_a [29] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \IMEM|srom|rom_block|auto_generated|q_a [30] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \IMEM|srom|rom_block|auto_generated|q_a [31] = \IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \DMEM|sram|ram_block|auto_generated|q_a [0] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DMEM|sram|ram_block|auto_generated|q_a [1] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DMEM|sram|ram_block|auto_generated|q_a [2] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DMEM|sram|ram_block|auto_generated|q_a [3] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DMEM|sram|ram_block|auto_generated|q_a [4] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DMEM|sram|ram_block|auto_generated|q_a [5] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DMEM|sram|ram_block|auto_generated|q_a [6] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DMEM|sram|ram_block|auto_generated|q_a [7] = \DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \output_sys[7]~output (
	.i(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[7]~output .bus_hold = "false";
defparam \output_sys[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y41_N2
cycloneiv_io_obuf \output_sys[6]~output (
	.i(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[6]~output .bus_hold = "false";
defparam \output_sys[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \output_sys[5]~output (
	.i(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[5]~output .bus_hold = "false";
defparam \output_sys[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \output_sys[4]~output (
	.i(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[4]~output .bus_hold = "false";
defparam \output_sys[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \output_sys[3]~output (
	.i(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[3]~output .bus_hold = "false";
defparam \output_sys[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \output_sys[2]~output (
	.i(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[2]~output .bus_hold = "false";
defparam \output_sys[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \output_sys[1]~output (
	.i(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[1]~output .bus_hold = "false";
defparam \output_sys[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \output_sys[0]~output (
	.i(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_sys[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_sys[0]~output .bus_hold = "false";
defparam \output_sys[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \REG_write_outp_WB~output (
	.i(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_outp_WB~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_outp_WB~output .bus_hold = "false";
defparam \REG_write_outp_WB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \PC_next_WB[7]~output (
	.i(\inst15|reg_PC_next|loop0:7:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[7]~output .bus_hold = "false";
defparam \PC_next_WB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \PC_next_WB[6]~output (
	.i(\inst15|reg_PC_next|loop0:6:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[6]~output .bus_hold = "false";
defparam \PC_next_WB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \PC_next_WB[5]~output (
	.i(\inst15|reg_PC_next|loop0:5:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[5]~output .bus_hold = "false";
defparam \PC_next_WB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \PC_next_WB[4]~output (
	.i(\inst15|reg_PC_next|loop0:4:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[4]~output .bus_hold = "false";
defparam \PC_next_WB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \PC_next_WB[3]~output (
	.i(\inst15|reg_PC_next|loop0:3:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[3]~output .bus_hold = "false";
defparam \PC_next_WB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \PC_next_WB[2]~output (
	.i(\inst15|reg_PC_next|loop0:2:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[2]~output .bus_hold = "false";
defparam \PC_next_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \PC_next_WB[1]~output (
	.i(\inst15|reg_PC_next|loop0:1:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[1]~output .bus_hold = "false";
defparam \PC_next_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \PC_next_WB[0]~output (
	.i(\inst15|reg_PC_next|loop0:0:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_next_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_next_WB[0]~output .bus_hold = "false";
defparam \PC_next_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \PC_inc_ID[7]~output (
	.i(\inst9|loop0:7:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[7]~output .bus_hold = "false";
defparam \PC_inc_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \PC_inc_ID[6]~output (
	.i(\inst9|loop0:6:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[6]~output .bus_hold = "false";
defparam \PC_inc_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \PC_inc_ID[5]~output (
	.i(\inst9|loop0:5:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[5]~output .bus_hold = "false";
defparam \PC_inc_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \PC_inc_ID[4]~output (
	.i(\inst9|loop0:4:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[4]~output .bus_hold = "false";
defparam \PC_inc_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \PC_inc_ID[3]~output (
	.i(\inst9|loop0:3:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[3]~output .bus_hold = "false";
defparam \PC_inc_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \PC_inc_ID[2]~output (
	.i(\inst9|loop0:2:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[2]~output .bus_hold = "false";
defparam \PC_inc_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \PC_inc_ID[1]~output (
	.i(\inst9|loop0:1:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[1]~output .bus_hold = "false";
defparam \PC_inc_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \PC_inc_ID[0]~output (
	.i(\inst9|loop0:0:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_ID[0]~output .bus_hold = "false";
defparam \PC_inc_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \PC_inc_EX[7]~output (
	.i(\inst13|loop0:7:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[7]~output .bus_hold = "false";
defparam \PC_inc_EX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \PC_inc_EX[6]~output (
	.i(\inst13|loop0:6:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[6]~output .bus_hold = "false";
defparam \PC_inc_EX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \PC_inc_EX[5]~output (
	.i(\inst13|loop0:5:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[5]~output .bus_hold = "false";
defparam \PC_inc_EX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \PC_inc_EX[4]~output (
	.i(\inst13|loop0:4:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[4]~output .bus_hold = "false";
defparam \PC_inc_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \PC_inc_EX[3]~output (
	.i(\inst13|loop0:3:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[3]~output .bus_hold = "false";
defparam \PC_inc_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \PC_inc_EX[2]~output (
	.i(\inst13|loop0:2:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[2]~output .bus_hold = "false";
defparam \PC_inc_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \PC_inc_EX[1]~output (
	.i(\inst13|loop0:1:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[1]~output .bus_hold = "false";
defparam \PC_inc_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \PC_inc_EX[0]~output (
	.i(\inst13|loop0:0:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_EX[0]~output .bus_hold = "false";
defparam \PC_inc_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \PC_inc_MEM[7]~output (
	.i(\inst14|loop0:7:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[7]~output .bus_hold = "false";
defparam \PC_inc_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \PC_inc_MEM[6]~output (
	.i(\inst14|loop0:6:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[6]~output .bus_hold = "false";
defparam \PC_inc_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \PC_inc_MEM[5]~output (
	.i(\inst14|loop0:5:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[5]~output .bus_hold = "false";
defparam \PC_inc_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \PC_inc_MEM[4]~output (
	.i(\inst14|loop0:4:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[4]~output .bus_hold = "false";
defparam \PC_inc_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \PC_inc_MEM[3]~output (
	.i(\inst14|loop0:3:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[3]~output .bus_hold = "false";
defparam \PC_inc_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \PC_inc_MEM[2]~output (
	.i(\inst14|loop0:2:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[2]~output .bus_hold = "false";
defparam \PC_inc_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \PC_inc_MEM[1]~output (
	.i(\inst14|loop0:1:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[1]~output .bus_hold = "false";
defparam \PC_inc_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \PC_inc_MEM[0]~output (
	.i(\inst14|loop0:0:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_inc_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_inc_MEM[0]~output .bus_hold = "false";
defparam \PC_inc_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiv_io_obuf \IMEM_out[31]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[31]~output .bus_hold = "false";
defparam \IMEM_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N16
cycloneiv_io_obuf \IMEM_out[30]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[30]~output .bus_hold = "false";
defparam \IMEM_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N2
cycloneiv_io_obuf \IMEM_out[29]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[29]~output .bus_hold = "false";
defparam \IMEM_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N2
cycloneiv_io_obuf \IMEM_out[28]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[28]~output .bus_hold = "false";
defparam \IMEM_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiv_io_obuf \IMEM_out[27]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[27]~output .bus_hold = "false";
defparam \IMEM_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N23
cycloneiv_io_obuf \IMEM_out[26]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[26]~output .bus_hold = "false";
defparam \IMEM_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N9
cycloneiv_io_obuf \IMEM_out[25]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[25]~output .bus_hold = "false";
defparam \IMEM_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \IMEM_out[24]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[24]~output .bus_hold = "false";
defparam \IMEM_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N9
cycloneiv_io_obuf \IMEM_out[23]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[23]~output .bus_hold = "false";
defparam \IMEM_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \IMEM_out[22]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[22]~output .bus_hold = "false";
defparam \IMEM_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \IMEM_out[21]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[21]~output .bus_hold = "false";
defparam \IMEM_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneiv_io_obuf \IMEM_out[20]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[20]~output .bus_hold = "false";
defparam \IMEM_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \IMEM_out[19]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[19]~output .bus_hold = "false";
defparam \IMEM_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \IMEM_out[18]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[18]~output .bus_hold = "false";
defparam \IMEM_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneiv_io_obuf \IMEM_out[17]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[17]~output .bus_hold = "false";
defparam \IMEM_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiv_io_obuf \IMEM_out[16]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[16]~output .bus_hold = "false";
defparam \IMEM_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \IMEM_out[15]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[15]~output .bus_hold = "false";
defparam \IMEM_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \IMEM_out[14]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[14]~output .bus_hold = "false";
defparam \IMEM_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneiv_io_obuf \IMEM_out[13]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[13]~output .bus_hold = "false";
defparam \IMEM_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N2
cycloneiv_io_obuf \IMEM_out[12]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[12]~output .bus_hold = "false";
defparam \IMEM_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \IMEM_out[11]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[11]~output .bus_hold = "false";
defparam \IMEM_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneiv_io_obuf \IMEM_out[10]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[10]~output .bus_hold = "false";
defparam \IMEM_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \IMEM_out[9]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[9]~output .bus_hold = "false";
defparam \IMEM_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneiv_io_obuf \IMEM_out[8]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[8]~output .bus_hold = "false";
defparam \IMEM_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \IMEM_out[7]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[7]~output .bus_hold = "false";
defparam \IMEM_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \IMEM_out[6]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[6]~output .bus_hold = "false";
defparam \IMEM_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \IMEM_out[5]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[5]~output .bus_hold = "false";
defparam \IMEM_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \IMEM_out[4]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[4]~output .bus_hold = "false";
defparam \IMEM_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \IMEM_out[3]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[3]~output .bus_hold = "false";
defparam \IMEM_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \IMEM_out[2]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[2]~output .bus_hold = "false";
defparam \IMEM_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \IMEM_out[1]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[1]~output .bus_hold = "false";
defparam \IMEM_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \IMEM_out[0]~output (
	.i(\IMEM|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMEM_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IMEM_out[0]~output .bus_hold = "false";
defparam \IMEM_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \REG_write_adr_WB[2]~output (
	.i(\inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_adr_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_adr_WB[2]~output .bus_hold = "false";
defparam \REG_write_adr_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \REG_write_adr_WB[1]~output (
	.i(\inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_adr_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_adr_WB[1]~output .bus_hold = "false";
defparam \REG_write_adr_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \REG_write_adr_WB[0]~output (
	.i(\inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_write_adr_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_write_adr_WB[0]~output .bus_hold = "false";
defparam \REG_write_adr_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X52_Y21_N1
cycloneiv_io_ibuf \output_sel[1]~input (
	.i(output_sel[1]),
	.ibar(gnd),
	.o(\output_sel[1]~input_o ));
// synopsys translate_off
defparam \output_sel[1]~input .bus_hold = "false";
defparam \output_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y21_N8
cycloneiv_io_ibuf \output_sel[2]~input (
	.i(output_sel[2]),
	.ibar(gnd),
	.o(\output_sel[2]~input_o ));
// synopsys translate_off
defparam \output_sel[2]~input .bus_hold = "false";
defparam \output_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \output_sel[0]~input (
	.i(output_sel[0]),
	.ibar(gnd),
	.o(\output_sel[0]~input_o ));
// synopsys translate_off
defparam \output_sel[0]~input .bus_hold = "false";
defparam \output_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneiv_lcell_comb \inst9|loop0:0:dff|master|q_t~0 (
// Equation(s):
// \inst9|loop0:0:dff|master|q_t~0_combout  = !\inst1|PC_reg|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst9|loop0:0:dff|master|q_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|loop0:0:dff|master|q_t~0 .lut_mask = 16'h00FF;
defparam \inst9|loop0:0:dff|master|q_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \global_reset~input (
	.i(global_reset),
	.ibar(gnd),
	.o(\global_reset~input_o ));
// synopsys translate_off
defparam \global_reset~input .bus_hold = "false";
defparam \global_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \global_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\global_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\global_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \global_reset~inputclkctrl .clock_type = "global clock";
defparam \global_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y26_N25
dffeas \inst9|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst9|loop0:0:dff|master|q_t~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneiv_lcell_comb \inst9|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst9|loop0:0:dff|slave|q_t~feeder_combout  = \inst9|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst9|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst9|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N1
dffeas \inst9|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cycloneiv_lcell_comb \inst13|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst13|loop0:0:dff|master|q_t~feeder_combout  = \inst9|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N27
dffeas \inst13|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N11
dffeas \inst13|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneiv_lcell_comb \inst14|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst14|loop0:0:dff|master|q_t~feeder_combout  = \inst13|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst14|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst14|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N9
dffeas \inst14|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst14|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \inst14|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N6
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\inst14|loop0:0:dff|slave|q_t~q  & \inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst14|loop0:0:dff|slave|q_t~q ),
	.datad(\inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'hF000;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[1] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [1] = \inst1|PC_reg|loop0:1:dff|slave|q_t~q  $ (\inst1|PC_reg|loop0:0:dff|slave|q_t~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [1]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[1] .lut_mask = 16'h0FF0;
defparam \inst|PC_inc_adder|a_inc1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \inst9|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [1]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N7
dffeas \inst9|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneiv_lcell_comb \inst13|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst13|loop0:1:dff|master|q_t~feeder_combout  = \inst9|loop0:1:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \inst13|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneiv_lcell_comb \inst13|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst13|loop0:1:dff|slave|q_t~feeder_combout  = \inst13|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N29
dffeas \inst13|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneiv_lcell_comb \inst14|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst14|loop0:1:dff|master|q_t~feeder_combout  = \inst13|loop0:1:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst14|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst14|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \inst14|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst14|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N3
dffeas \inst14|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[2] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [2] = \inst1|PC_reg|loop0:2:dff|slave|q_t~q  $ (((\inst1|PC_reg|loop0:1:dff|slave|q_t~q  & \inst1|PC_reg|loop0:0:dff|slave|q_t~q )))

	.dataa(gnd),
	.datab(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [2]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[2] .lut_mask = 16'h3CCC;
defparam \inst|PC_inc_adder|a_inc1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N17
dffeas \inst9|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [2]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneiv_lcell_comb \inst9|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst9|loop0:2:dff|slave|q_t~feeder_combout  = \inst9|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst9|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst9|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N5
dffeas \inst9|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \inst13|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|loop0:2:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneiv_lcell_comb \inst13|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst13|loop0:2:dff|slave|q_t~feeder_combout  = \inst13|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N19
dffeas \inst13|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \inst14|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|loop0:2:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N11
dffeas \inst14|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N3
dffeas \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N14
cycloneiv_lcell_comb \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder_combout  = \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N15
dffeas \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \inst14|loop0:2:dff|slave|q_t~q  $ (\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q )

	.dataa(gnd),
	.datab(\inst14|loop0:2:dff|slave|q_t~q ),
	.datac(gnd),
	.datad(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'h33CC;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout  = (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & 
// (\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  $ (\inst14|loop0:1:dff|slave|q_t~q ))))

	.dataa(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datab(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datac(\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ),
	.datad(\inst14|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2 .lut_mask = 16'h0880;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N29
dffeas \inst12|reg_branch|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_branch|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_branch|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_branch|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_branch|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cycloneiv_lcell_comb \inst12|reg_branch|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_branch|slave|q_t~feeder_combout  = \inst12|reg_branch|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_branch|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_branch|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_branch|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_branch|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N21
dffeas \inst12|reg_branch|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_branch|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_branch|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_branch|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_branch|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N2
cycloneiv_lcell_comb \inst|PC_inc_adder|WideAnd2~0 (
// Equation(s):
// \inst|PC_inc_adder|WideAnd2~0_combout  = (\inst1|PC_reg|loop0:1:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:0:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:2:dff|slave|q_t~q  & \inst1|PC_reg|loop0:3:dff|slave|q_t~q )))

	.dataa(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|WideAnd2~0 .lut_mask = 16'h8000;
defparam \inst|PC_inc_adder|WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[4] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [4] = \inst1|PC_reg|loop0:4:dff|slave|q_t~q  $ (\inst|PC_inc_adder|WideAnd2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [4]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[4] .lut_mask = 16'h0FF0;
defparam \inst|PC_inc_adder|a_inc1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \inst9|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [4]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cycloneiv_lcell_comb \inst9|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst9|loop0:4:dff|slave|q_t~feeder_combout  = \inst9|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:4:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst9|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst9|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N21
dffeas \inst9|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N26
cycloneiv_lcell_comb \inst13|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst13|loop0:4:dff|master|q_t~feeder_combout  = \inst9|loop0:4:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N27
dffeas \inst13|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N15
dffeas \inst13|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N1
dffeas \inst14|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|loop0:4:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N13
dffeas \inst14|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cycloneiv_lcell_comb \inst|PC_inc_adder|WideAnd5 (
// Equation(s):
// \inst|PC_inc_adder|WideAnd5~combout  = (\inst1|PC_reg|loop0:4:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:5:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:6:dff|slave|q_t~q  & \inst|PC_inc_adder|WideAnd2~0_combout )))

	.dataa(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|WideAnd5~combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|WideAnd5 .lut_mask = 16'h8000;
defparam \inst|PC_inc_adder|WideAnd5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[7] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [7] = \inst1|PC_reg|loop0:7:dff|slave|q_t~q  $ (\inst|PC_inc_adder|WideAnd5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|PC_reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst|PC_inc_adder|WideAnd5~combout ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [7]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[7] .lut_mask = 16'h0FF0;
defparam \inst|PC_inc_adder|a_inc1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N25
dffeas \inst9|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [7]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cycloneiv_lcell_comb \inst9|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst9|loop0:7:dff|slave|q_t~feeder_combout  = \inst9|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst9|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst9|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \inst9|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N3
dffeas \inst13|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|loop0:7:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cycloneiv_lcell_comb \inst13|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst13|loop0:7:dff|slave|q_t~feeder_combout  = \inst13|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N21
dffeas \inst13|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N0
cycloneiv_lcell_comb \inst14|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst14|loop0:7:dff|master|q_t~feeder_combout  = \inst13|loop0:7:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst14|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst14|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \inst14|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst14|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N27
dffeas \inst14|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[5] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [5] = \inst1|PC_reg|loop0:5:dff|slave|q_t~q  $ (((\inst1|PC_reg|loop0:4:dff|slave|q_t~q  & \inst|PC_inc_adder|WideAnd2~0_combout )))

	.dataa(gnd),
	.datab(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [5]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[5] .lut_mask = 16'h3CCC;
defparam \inst|PC_inc_adder|a_inc1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N7
dffeas \inst9|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [5]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cycloneiv_lcell_comb \inst9|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst9|loop0:5:dff|slave|q_t~feeder_combout  = \inst9|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst9|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst9|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N11
dffeas \inst9|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst9|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cycloneiv_lcell_comb \inst13|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst13|loop0:5:dff|master|q_t~feeder_combout  = \inst9|loop0:5:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \inst13|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneiv_lcell_comb \inst13|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst13|loop0:5:dff|slave|q_t~feeder_combout  = \inst13|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N31
dffeas \inst13|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \inst14|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|loop0:5:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N25
dffeas \inst14|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2_combout  = (\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  & ((\inst14|loop0:5:dff|slave|q_t~q ) # ((\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q  & \inst14|loop0:4:dff|slave|q_t~q 
// )))) # (!\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  & (\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q  & (\inst14|loop0:4:dff|slave|q_t~q  & \inst14|loop0:5:dff|slave|q_t~q )))

	.dataa(\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q ),
	.datab(\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ),
	.datac(\inst14|loop0:4:dff|slave|q_t~q ),
	.datad(\inst14|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2 .lut_mask = 16'hEA80;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N24
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout  = (\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  & (!\inst14|loop0:5:dff|slave|q_t~q  & (\inst14|loop0:4:dff|slave|q_t~q  $ (\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q )))) # 
// (!\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  & (\inst14|loop0:5:dff|slave|q_t~q  & (\inst14|loop0:4:dff|slave|q_t~q  $ (\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ))))

	.dataa(\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q ),
	.datab(\inst14|loop0:4:dff|slave|q_t~q ),
	.datac(\inst14|loop0:5:dff|slave|q_t~q ),
	.datad(\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0 .lut_mask = 16'h1248;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N2
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0_combout  = (\inst14|loop0:2:dff|slave|q_t~q  & ((\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ) # ((\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  & \inst14|loop0:1:dff|slave|q_t~q )))) 
// # (!\inst14|loop0:2:dff|slave|q_t~q  & (\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  & (\inst14|loop0:1:dff|slave|q_t~q  & \inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q )))

	.dataa(\inst14|loop0:2:dff|slave|q_t~q ),
	.datab(\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ),
	.datac(\inst14|loop0:1:dff|slave|q_t~q ),
	.datad(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0 .lut_mask = 16'hEA80;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N4
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[3] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [3] = \inst1|PC_reg|loop0:3:dff|slave|q_t~q  $ (((\inst1|PC_reg|loop0:1:dff|slave|q_t~q  & (\inst1|PC_reg|loop0:0:dff|slave|q_t~q  & \inst1|PC_reg|loop0:2:dff|slave|q_t~q ))))

	.dataa(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [3]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[3] .lut_mask = 16'h7F80;
defparam \inst|PC_inc_adder|a_inc1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N5
dffeas \inst9|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [3]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N31
dffeas \inst9|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N9
dffeas \inst13|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|loop0:3:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N17
dffeas \inst13|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N22
cycloneiv_lcell_comb \inst14|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst14|loop0:3:dff|master|q_t~feeder_combout  = \inst13|loop0:3:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst14|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst14|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N23
dffeas \inst14|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst14|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \inst14|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N30
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout  = (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0_combout  & ((\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q ) # (\inst14|loop0:3:dff|slave|q_t~q ))) # 
// (!\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0_combout  & (\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q  & \inst14|loop0:3:dff|slave|q_t~q ))

	.dataa(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.datab(\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q ),
	.datac(gnd),
	.datad(\inst14|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1 .lut_mask = 16'hEE88;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout  = (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout  & (\inst14|loop0:3:dff|slave|q_t~q  $ (\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q )))

	.dataa(gnd),
	.datab(\inst14|loop0:3:dff|slave|q_t~q ),
	.datac(\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q ),
	.datad(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3 .lut_mask = 16'h3C00;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1_combout  = (\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout  & ((\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ) # 
// (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout )))

	.dataa(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout ),
	.datab(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.datac(gnd),
	.datad(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1 .lut_mask = 16'hAA88;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneiv_lcell_comb \inst|PC_inc_adder|a_inc1[6] (
// Equation(s):
// \inst|PC_inc_adder|a_inc1 [6] = \inst1|PC_reg|loop0:6:dff|slave|q_t~q  $ (((\inst|PC_inc_adder|WideAnd2~0_combout  & (\inst1|PC_reg|loop0:5:dff|slave|q_t~q  & \inst1|PC_reg|loop0:4:dff|slave|q_t~q ))))

	.dataa(\inst|PC_inc_adder|WideAnd2~0_combout ),
	.datab(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datac(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst|PC_inc_adder|a_inc1 [6]),
	.cout());
// synopsys translate_off
defparam \inst|PC_inc_adder|a_inc1[6] .lut_mask = 16'h7F80;
defparam \inst|PC_inc_adder|a_inc1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \inst9|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst|PC_inc_adder|a_inc1 [6]),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N17
dffeas \inst9|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst9|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst9|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneiv_lcell_comb \inst13|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst13|loop0:6:dff|master|q_t~feeder_combout  = \inst9|loop0:6:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \inst13|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N24
cycloneiv_lcell_comb \inst13|loop0:6:dff|slave|q_t~feeder (
// Equation(s):
// \inst13|loop0:6:dff|slave|q_t~feeder_combout  = \inst13|loop0:6:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:6:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst13|loop0:6:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|loop0:6:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst13|loop0:6:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N25
dffeas \inst13|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst13|loop0:6:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst13|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N6
cycloneiv_lcell_comb \inst14|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst14|loop0:6:dff|master|q_t~feeder_combout  = \inst13|loop0:6:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst14|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst14|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N7
dffeas \inst14|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst14|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N10
cycloneiv_lcell_comb \inst14|loop0:6:dff|slave|q_t~feeder (
// Equation(s):
// \inst14|loop0:6:dff|slave|q_t~feeder_combout  = \inst14|loop0:6:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|loop0:6:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst14|loop0:6:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|loop0:6:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst14|loop0:6:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N11
dffeas \inst14|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst14|loop0:6:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst14|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N8
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~combout  = (\inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q  & ((\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2_combout ) # ((\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1_combout ) 
// # (\inst14|loop0:6:dff|slave|q_t~q )))) # (!\inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q  & (\inst14|loop0:6:dff|slave|q_t~q  & ((\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2_combout ) # 
// (\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1_combout ))))

	.dataa(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~2_combout ),
	.datab(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1_combout ),
	.datac(\inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q ),
	.datad(\inst14|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl .lut_mask = 16'hFEE0;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X9_Y25_N0
cycloneiv_ram_block \IMEM|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst1|PC_reg|loop0:7:dff|slave|q_t~q ,\inst1|PC_reg|loop0:6:dff|slave|q_t~q ,\inst1|PC_reg|loop0:5:dff|slave|q_t~q ,\inst1|PC_reg|loop0:4:dff|slave|q_t~q ,\inst1|PC_reg|loop0:3:dff|slave|q_t~q ,\inst1|PC_reg|loop0:2:dff|slave|q_t~q ,
\inst1|PC_reg|loop0:1:dff|slave|q_t~q ,\inst1|PC_reg|loop0:0:dff|slave|q_t~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .init_file = "IMEM";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:IMEM|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ALTSYNCRAM";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001022FFF801021FFD400800000B08C03000408C0200030AC0100040004308200AC04000300023202500043082208C03000108C020000;
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N12
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N13
dffeas \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N16
cycloneiv_lcell_comb \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder_combout  = \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N17
dffeas \inst11|reg_PC_jump|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_jump|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N2
cycloneiv_lcell_comb \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout  = \inst11|reg_PC_jump|loop0:7:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_PC_jump|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N3
dffeas \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneiv_lcell_comb \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder_combout  = \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N27
dffeas \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N0
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0_combout  = \inst14|loop0:7:dff|slave|q_t~q  $ (((\inst7|comb~0_combout  & (\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~combout  $ (\inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~q )))))

	.dataa(\inst14|loop0:7:dff|slave|q_t~q ),
	.datab(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.datac(\inst12|reg_PC_branch_offset|loop0:7:dff|slave|q_t~q ),
	.datad(\inst7|comb~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'h96AA;
defparam \inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N1
dffeas \inst15|reg_PC_next|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:7:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cycloneiv_lcell_comb \inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|reg_PC_next|loop0:7:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \inst15|reg_PC_next|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cycloneiv_lcell_comb \inst1|PC_reg|loop0:7:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:7:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:7:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:7:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \inst1|PC_reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:7:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \inst1|PC_reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N20
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N21
dffeas \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N5
dffeas \inst11|reg_PC_jump|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N23
dffeas \inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_jump|loop0:6:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N9
dffeas \inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N10
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2_combout  = (\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  & ((\inst14|loop0:5:dff|slave|q_t~q ) # ((\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q  & \inst14|loop0:4:dff|slave|q_t~q )))) # 
// (!\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  & (\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q  & (\inst14|loop0:4:dff|slave|q_t~q  & \inst14|loop0:5:dff|slave|q_t~q )))

	.dataa(\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ),
	.datab(\inst14|loop0:4:dff|slave|q_t~q ),
	.datac(\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q ),
	.datad(\inst14|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2 .lut_mask = 16'hF880;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N20
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[2] (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c [2] = (\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2_combout ) # ((\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout  & ((\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ) # 
// (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ))))

	.dataa(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0_combout ),
	.datab(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.datac(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2_combout ),
	.datad(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c [2]),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[2] .lut_mask = 16'hFAF8;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0_combout  = \inst14|loop0:6:dff|slave|q_t~q  $ (((\inst7|comb~0_combout  & (\inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q  $ (\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c [2])))))

	.dataa(\inst12|reg_PC_branch_offset|loop0:6:dff|slave|q_t~q ),
	.datab(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c [2]),
	.datac(\inst14|loop0:6:dff|slave|q_t~q ),
	.datad(\inst7|comb~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'h96F0;
defparam \inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N31
dffeas \inst15|reg_PC_next|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:6:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N27
dffeas \inst15|reg_PC_next|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_PC_next|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \inst1|PC_reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_PC_next|loop0:6:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \inst1|PC_reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N25
dffeas \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N11
dffeas \inst11|reg_PC_jump|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N22
cycloneiv_lcell_comb \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout  = \inst11|reg_PC_jump|loop0:5:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_PC_jump|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N23
dffeas \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N11
dffeas \inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3_combout  = (\inst14|loop0:4:dff|slave|q_t~q  & ((\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ) # ((\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ) # 
// (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout )))) # (!\inst14|loop0:4:dff|slave|q_t~q  & (\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q  & ((\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ) # 
// (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ))))

	.dataa(\inst14|loop0:4:dff|slave|q_t~q ),
	.datab(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.datac(\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ),
	.datad(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3 .lut_mask = 16'hFAE8;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N18
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0_combout  = \inst14|loop0:5:dff|slave|q_t~q  $ (((\inst7|comb~0_combout  & (\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q  $ (\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3_combout )))))

	.dataa(\inst12|reg_PC_branch_offset|loop0:5:dff|slave|q_t~q ),
	.datab(\inst14|loop0:5:dff|slave|q_t~q ),
	.datac(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~3_combout ),
	.datad(\inst7|comb~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'h96CC;
defparam \inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N19
dffeas \inst15|reg_PC_next|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:5:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cycloneiv_lcell_comb \inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \inst15|reg_PC_next|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cycloneiv_lcell_comb \inst1|PC_reg|loop0:5:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:5:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:5:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N15
dffeas \inst1|PC_reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:5:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N31
dffeas \inst1|PC_reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N14
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N15
dffeas \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N31
dffeas \inst11|reg_PC_jump|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N19
dffeas \inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_jump|loop0:4:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N5
dffeas \inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum[0] (
// Equation(s):
// \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum [0] = \inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q  $ (\inst14|loop0:4:dff|slave|q_t~q  $ (((\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ) # 
// (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ))))

	.dataa(\inst12|reg_PC_branch_offset|loop0:4:dff|slave|q_t~q ),
	.datab(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3_combout ),
	.datac(\inst14|loop0:4:dff|slave|q_t~q ),
	.datad(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum [0]),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum[0] .lut_mask = 16'hA596;
defparam \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N16
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2_combout  = (\inst12|reg_branch|slave|q_t~q  & ((\inst12|reg_ALU_zero|slave|q_t~q  & ((\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum [0]))) # (!\inst12|reg_ALU_zero|slave|q_t~q  & 
// (\inst14|loop0:4:dff|slave|q_t~q )))) # (!\inst12|reg_branch|slave|q_t~q  & (((\inst14|loop0:4:dff|slave|q_t~q ))))

	.dataa(\inst12|reg_branch|slave|q_t~q ),
	.datab(\inst12|reg_ALU_zero|slave|q_t~q ),
	.datac(\inst14|loop0:4:dff|slave|q_t~q ),
	.datad(\inst7|PC_branch_adder|loop0:1:cla4_adder_inst|sum [0]),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2 .lut_mask = 16'hF870;
defparam \inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N17
dffeas \inst15|reg_PC_next|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:4:tsb|outp~2_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cycloneiv_lcell_comb \inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:4:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N29
dffeas \inst15|reg_PC_next|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N8
cycloneiv_lcell_comb \inst1|PC_reg|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:4:dff|master|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:4:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|reg_PC_next|loop0:4:dff|slave|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst1|PC_reg|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N9
dffeas \inst1|PC_reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N1
dffeas \inst1|PC_reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N18
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N19
dffeas \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N25
dffeas \inst11|reg_PC_jump|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cycloneiv_lcell_comb \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout  = \inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N9
dffeas \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N19
dffeas \inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0_combout  = (\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q  & ((\inst14|loop0:2:dff|slave|q_t~q ) # ((\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  & \inst14|loop0:1:dff|slave|q_t~q )))) # 
// (!\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q  & (\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  & (\inst14|loop0:2:dff|slave|q_t~q  & \inst14|loop0:1:dff|slave|q_t~q )))

	.dataa(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ),
	.datab(\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ),
	.datac(\inst14|loop0:2:dff|slave|q_t~q ),
	.datad(\inst14|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0 .lut_mask = 16'hE8A0;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N16
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum[3] (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum [3] = \inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q  $ (\inst14|loop0:3:dff|slave|q_t~q  $ (((\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout ) # 
// (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0_combout ))))

	.dataa(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datab(\inst12|reg_PC_branch_offset|loop0:3:dff|slave|q_t~q ),
	.datac(\inst14|loop0:3:dff|slave|q_t~q ),
	.datad(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum [3]),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum[3] .lut_mask = 16'hC396;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N12
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2_combout  = (\inst12|reg_branch|slave|q_t~q  & ((\inst12|reg_ALU_zero|slave|q_t~q  & (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum [3])) # (!\inst12|reg_ALU_zero|slave|q_t~q  & 
// ((\inst14|loop0:3:dff|slave|q_t~q ))))) # (!\inst12|reg_branch|slave|q_t~q  & (((\inst14|loop0:3:dff|slave|q_t~q ))))

	.dataa(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|sum [3]),
	.datab(\inst12|reg_branch|slave|q_t~q ),
	.datac(\inst12|reg_ALU_zero|slave|q_t~q ),
	.datad(\inst14|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2 .lut_mask = 16'hBF80;
defparam \inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N13
dffeas \inst15|reg_PC_next|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:3:tsb|outp~2_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N31
dffeas \inst15|reg_PC_next|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_PC_next|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N29
dffeas \inst1|PC_reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_PC_next|loop0:3:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N12
cycloneiv_lcell_comb \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst1|PC_reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N13
dffeas \inst1|PC_reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N2
cycloneiv_lcell_comb \inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N3
dffeas \inst11|reg_ALU_op|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_ALU_op|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_ALU_op|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_ALU_op|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_ALU_op|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N9
dffeas \inst11|reg_branch|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_ALU_op|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_branch|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_branch|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_branch|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N16
cycloneiv_lcell_comb \inst6|MainControlUnit_rkjerh|R~0 (
// Equation(s):
// \inst6|MainControlUnit_rkjerh|R~0_combout  = (!\IMEM|srom|rom_block|auto_generated|q_a [27] & !\IMEM|srom|rom_block|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst6|MainControlUnit_rkjerh|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MainControlUnit_rkjerh|R~0 .lut_mask = 16'h000F;
defparam \inst6|MainControlUnit_rkjerh|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N17
dffeas \inst11|reg_ALU_op|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|MainControlUnit_rkjerh|R~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_ALU_op|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_ALU_op|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_ALU_op|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N18
cycloneiv_lcell_comb \inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder_combout  = \inst11|reg_ALU_op|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_ALU_op|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N19
dffeas \inst11|reg_ALU_op|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_ALU_op|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_ALU_op|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N22
cycloneiv_lcell_comb \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1 (
// Equation(s):
// \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  = (\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q )) # (!\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q  & ((\inst11|reg_branch|slave|q_t~q )))

	.dataa(gnd),
	.datab(\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q ),
	.datac(\inst11|reg_branch|slave|q_t~q ),
	.datad(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1 .lut_mask = 16'hCCF0;
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N6
cycloneiv_lcell_comb \inst6|MainControlUnit_rkjerh|MemRead (
// Equation(s):
// \inst6|MainControlUnit_rkjerh|MemRead~combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & !\IMEM|srom|rom_block|auto_generated|q_a [29])

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst6|MainControlUnit_rkjerh|MemRead~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MainControlUnit_rkjerh|MemRead .lut_mask = 16'h00AA;
defparam \inst6|MainControlUnit_rkjerh|MemRead .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N7
dffeas \inst11|reg_MEM_to_REG|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|MainControlUnit_rkjerh|MemRead~combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_MEM_to_REG|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_MEM_to_REG|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_MEM_to_REG|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y26_N0
cycloneiv_lcell_comb \inst11|reg_MEM_to_REG|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_MEM_to_REG|slave|q_t~feeder_combout  = \inst11|reg_MEM_to_REG|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_MEM_to_REG|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_MEM_to_REG|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_MEM_to_REG|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_MEM_to_REG|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y26_N1
dffeas \inst11|reg_MEM_to_REG|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_MEM_to_REG|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_MEM_to_REG|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_MEM_to_REG|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_MEM_to_REG|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y26_N6
cycloneiv_lcell_comb \inst12|reg_MEM_to_REG|master|q_t~feeder (
// Equation(s):
// \inst12|reg_MEM_to_REG|master|q_t~feeder_combout  = \inst11|reg_MEM_to_REG|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_MEM_to_REG|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_MEM_to_REG|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_MEM_to_REG|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_MEM_to_REG|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y26_N7
dffeas \inst12|reg_MEM_to_REG|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_MEM_to_REG|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_MEM_to_REG|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_MEM_to_REG|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_MEM_to_REG|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N16
cycloneiv_lcell_comb \inst12|reg_MEM_to_REG|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_MEM_to_REG|slave|q_t~feeder_combout  = \inst12|reg_MEM_to_REG|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_MEM_to_REG|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_MEM_to_REG|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_MEM_to_REG|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_MEM_to_REG|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y24_N17
dffeas \inst12|reg_MEM_to_REG|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_MEM_to_REG|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_MEM_to_REG|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_MEM_to_REG|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_MEM_to_REG|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N27
dffeas \inst15|reg_MEM_to_REG|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_MEM_to_REG|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_MEM_to_REG|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_MEM_to_REG|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_MEM_to_REG|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N23
dffeas \inst15|reg_MEM_to_REG|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_MEM_to_REG|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_MEM_to_REG|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_MEM_to_REG|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y26_N31
dffeas \inst12|reg_ALU_result|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N2
cycloneiv_lcell_comb \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_ALU_result|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N3
dffeas \inst12|reg_ALU_result|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N15
dffeas \inst15|reg_ALU_result|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneiv_lcell_comb \inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout  = \inst15|reg_ALU_result|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_ALU_result|loop0:5:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N1
dffeas \inst15|reg_ALU_result|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_ALU_result|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N20
cycloneiv_lcell_comb \inst6|MainControlUnit_rkjerh|MemWrite (
// Equation(s):
// \inst6|MainControlUnit_rkjerh|MemWrite~combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & \IMEM|srom|rom_block|auto_generated|q_a [29])

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst6|MainControlUnit_rkjerh|MemWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MainControlUnit_rkjerh|MemWrite .lut_mask = 16'hAA00;
defparam \inst6|MainControlUnit_rkjerh|MemWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N21
dffeas \inst11|reg_MEM_write|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|MainControlUnit_rkjerh|MemWrite~combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_MEM_write|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_MEM_write|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_MEM_write|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N12
cycloneiv_lcell_comb \inst11|reg_MEM_write|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_MEM_write|slave|q_t~feeder_combout  = \inst11|reg_MEM_write|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_MEM_write|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_MEM_write|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_MEM_write|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_MEM_write|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N13
dffeas \inst11|reg_MEM_write|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_MEM_write|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_MEM_write|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_MEM_write|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_MEM_write|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N30
cycloneiv_lcell_comb \inst12|reg_MEM_write|master|q_t~feeder (
// Equation(s):
// \inst12|reg_MEM_write|master|q_t~feeder_combout  = \inst11|reg_MEM_write|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_MEM_write|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_MEM_write|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_MEM_write|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_MEM_write|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N31
dffeas \inst12|reg_MEM_write|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_MEM_write|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_MEM_write|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_MEM_write|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_MEM_write|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y26_N19
dffeas \inst12|reg_MEM_write|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_MEM_write|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_MEM_write|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_MEM_write|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_MEM_write|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N22
cycloneiv_lcell_comb \inst11|reg_ALU_src|master|q_t~feeder (
// Equation(s):
// \inst11|reg_ALU_src|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst11|reg_ALU_src|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_ALU_src|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_ALU_src|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N23
dffeas \inst11|reg_ALU_src|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_ALU_src|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_ALU_src|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_ALU_src|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_ALU_src|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N29
dffeas \inst11|reg_ALU_src|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_ALU_src|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_ALU_src|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_ALU_src|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_ALU_src|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N12
cycloneiv_lcell_comb \inst5|ALU_mux|outp[0]~7 (
// Equation(s):
// \inst5|ALU_mux|outp[0]~7_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q )) # (!\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q )))

	.dataa(\inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q ),
	.datad(\inst11|reg_ALU_src|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[0]~7 .lut_mask = 16'hAAF0;
defparam \inst5|ALU_mux|outp[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N6
cycloneiv_lcell_comb \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0 (
// Equation(s):
// \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  = (\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q  & ((\inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ) # (\inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q )))

	.dataa(\inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(\inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q ),
	.datad(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0 .lut_mask = 16'hFA00;
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N4
cycloneiv_lcell_comb \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & (((\IMEM|srom|rom_block|auto_generated|q_a [18])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\IMEM|srom|rom_block|auto_generated|q_a [27] & 
// (\IMEM|srom|rom_block|auto_generated|q_a [18])) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & ((\IMEM|srom|rom_block|auto_generated|q_a [13])))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [18]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'hF1E0;
defparam \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N2
cycloneiv_lcell_comb \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & (((\IMEM|srom|rom_block|auto_generated|q_a [17])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\IMEM|srom|rom_block|auto_generated|q_a [27] & 
// ((\IMEM|srom|rom_block|auto_generated|q_a [17]))) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & (\IMEM|srom|rom_block|auto_generated|q_a [12]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'hFE10;
defparam \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N10
cycloneiv_lcell_comb \inst6|MainControlUnit_rkjerh|RegWrite (
// Equation(s):
// \inst6|MainControlUnit_rkjerh|RegWrite~combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & (!\IMEM|srom|rom_block|auto_generated|q_a [29] & ((\IMEM|srom|rom_block|auto_generated|q_a [26])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & 
// (((!\IMEM|srom|rom_block|auto_generated|q_a [29] & \IMEM|srom|rom_block|auto_generated|q_a [26])) # (!\IMEM|srom|rom_block|auto_generated|q_a [27])))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MainControlUnit_rkjerh|RegWrite .lut_mask = 16'h3705;
defparam \inst6|MainControlUnit_rkjerh|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N11
dffeas \inst11|reg_REG_write_outp|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|MainControlUnit_rkjerh|RegWrite~combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_outp|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_outp|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_outp|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N8
cycloneiv_lcell_comb \inst11|reg_REG_write_outp|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_write_outp|slave|q_t~feeder_combout  = \inst11|reg_REG_write_outp|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_outp|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_REG_write_outp|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_write_outp|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_REG_write_outp|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N9
dffeas \inst11|reg_REG_write_outp|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_write_outp|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_outp|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_outp|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_outp|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y26_N1
dffeas \inst12|reg_REG_write_outp|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_write_outp|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_outp|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_outp|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_outp|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N4
cycloneiv_lcell_comb \inst12|reg_REG_write_outp|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_REG_write_outp|slave|q_t~feeder_combout  = \inst12|reg_REG_write_outp|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_REG_write_outp|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_REG_write_outp|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_REG_write_outp|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_REG_write_outp|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y26_N5
dffeas \inst12|reg_REG_write_outp|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_REG_write_outp|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_outp|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_outp|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_outp|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y26_N8
cycloneiv_lcell_comb \inst15|reg_REG_write_outp|master|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_outp|master|q_t~feeder_combout  = \inst12|reg_REG_write_outp|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_REG_write_outp|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_outp|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_outp|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_outp|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y26_N9
dffeas \inst15|reg_REG_write_outp|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_outp|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_outp|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_outp|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_outp|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N21
dffeas \inst15|reg_REG_write_outp|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_REG_write_outp|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_outp|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_outp|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N24
cycloneiv_lcell_comb \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & (\IMEM|srom|rom_block|auto_generated|q_a [16])) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\IMEM|srom|rom_block|auto_generated|q_a [27] & 
// (\IMEM|srom|rom_block|auto_generated|q_a [16])) # (!\IMEM|srom|rom_block|auto_generated|q_a [27] & ((\IMEM|srom|rom_block|auto_generated|q_a [11])))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [16]),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'hAAB8;
defparam \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N20
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~7 (
// Equation(s):
// \inst6|registers|decode|Equal0~7_combout  = (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst15|reg_REG_write_outp|slave|q_t~q  & \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datad(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~7 .lut_mask = 16'h4000;
defparam \inst6|registers|decode|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N22
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N23
dffeas \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N12
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~5 (
// Equation(s):
// \inst6|registers|decode|Equal0~5_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (!\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~5 .lut_mask = 16'h0200;
defparam \inst6|registers|decode|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N20
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N21
dffeas \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N14
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~6 (
// Equation(s):
// \inst6|registers|decode|Equal0~6_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (!\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & !\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~6 .lut_mask = 16'h0002;
defparam \inst6|registers|decode|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N4
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N5
dffeas \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N7
dffeas \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N6
cycloneiv_lcell_comb \inst6|registers|reg1_data[0]~37 (
// Equation(s):
// \inst6|registers|reg1_data[0]~37_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q )))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[0]~37 .lut_mask = 16'hEE50;
defparam \inst6|registers|reg1_data[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N18
cycloneiv_lcell_comb \inst6|registers|reg1_data[0]~38 (
// Equation(s):
// \inst6|registers|reg1_data[0]~38_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[0]~37_combout  & (\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[0]~37_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[0]~37_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[0]~37_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[0]~38 .lut_mask = 16'hDDA0;
defparam \inst6|registers|reg1_data[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N16
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~3 (
// Equation(s):
// \inst6|registers|decode|Equal0~3_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~3 .lut_mask = 16'h8000;
defparam \inst6|registers|decode|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N14
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N15
dffeas \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N25
dffeas \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N6
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~0 (
// Equation(s):
// \inst6|registers|decode|Equal0~0_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & !\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~0 .lut_mask = 16'h0080;
defparam \inst6|registers|decode|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N30
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ))

	.dataa(gnd),
	.datab(\inst6|registers|decode|Equal0~0_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hFC30;
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N31
dffeas \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N21
dffeas \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N28
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~1 (
// Equation(s):
// \inst6|registers|decode|Equal0~1_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & !\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~1 .lut_mask = 16'h0080;
defparam \inst6|registers|decode|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N26
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N27
dffeas \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N13
dffeas \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N30
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~2 (
// Equation(s):
// \inst6|registers|decode|Equal0~2_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (!\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout  & (\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & !\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~2 .lut_mask = 16'h0020;
defparam \inst6|registers|decode|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N9
dffeas \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N3
dffeas \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N2
cycloneiv_lcell_comb \inst6|registers|reg1_data[0]~35 (
// Equation(s):
// \inst6|registers|reg1_data[0]~35_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[0]~35 .lut_mask = 16'hEE30;
defparam \inst6|registers|reg1_data[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[0]~36 (
// Equation(s):
// \inst6|registers|reg1_data[0]~36_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[0]~35_combout  & (\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[0]~35_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[0]~35_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[0]~35_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[0]~36 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N0
cycloneiv_lcell_comb \inst6|registers|reg1_data[0]~39 (
// Equation(s):
// \inst6|registers|reg1_data[0]~39_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[0]~36_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[0]~38_combout ))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst6|registers|reg1_data[0]~38_combout ),
	.datad(\inst6|registers|reg1_data[0]~36_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[0]~39 .lut_mask = 16'hFA50;
defparam \inst6|registers|reg1_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N1
dffeas \inst11|reg_REG_data1|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[0]~39_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneiv_lcell_comb \inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_data1|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|reg_REG_data1|loop0:0:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N27
dffeas \inst11|reg_REG_data1|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N26
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout  = (\inst5|ALU_mux|outp[0]~7_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((!\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & 
// ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ))))) # (!\inst5|ALU_mux|outp[0]~7_combout  & (\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal [1]))))

	.dataa(\inst5|ALU_mux|outp[0]~7_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'h5EA8;
defparam \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N27
dffeas \inst12|reg_ALU_result|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N15
dffeas \inst12|reg_ALU_result|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N1
dffeas \inst15|reg_ALU_result|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:0:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneiv_lcell_comb \inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder_combout  = \inst15|reg_ALU_result|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_ALU_result|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N25
dffeas \inst15|reg_ALU_result|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_ALU_result|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N22
cycloneiv_lcell_comb \inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N23
dffeas \inst15|reg_ALU_result|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N11
dffeas \inst15|reg_ALU_result|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_ALU_result|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N13
dffeas \inst15|reg_ALU_result|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N17
dffeas \inst15|reg_ALU_result|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_ALU_result|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N10
cycloneiv_lcell_comb \inst6|registers|decode|Equal0~4 (
// Equation(s):
// \inst6|registers|decode|Equal0~4_combout  = (\inst15|reg_REG_write_outp|slave|q_t~q  & (\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout  & (!\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout  & !\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\inst15|reg_REG_write_outp|slave|q_t~q ),
	.datab(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.datad(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|decode|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|decode|Equal0~4 .lut_mask = 16'h0008;
defparam \inst6|registers|decode|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N4
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N5
dffeas \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N18
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N19
dffeas \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N28
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N29
dffeas \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N14
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N15
dffeas \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N2
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N3
dffeas \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N12
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N13
dffeas \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[3]~22 (
// Equation(s):
// \inst6|registers|reg2_data[3]~22_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// ((\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datad(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[3]~22 .lut_mask = 16'hF4A4;
defparam \inst6|registers|reg2_data[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N26
cycloneiv_lcell_comb \inst6|registers|reg2_data[3]~23 (
// Equation(s):
// \inst6|registers|reg2_data[3]~23_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[3]~22_combout  & (\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q )) # (!\inst6|registers|reg2_data[3]~22_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[3]~22_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\inst6|registers|reg2_data[3]~22_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[3]~23 .lut_mask = 16'hAFC0;
defparam \inst6|registers|reg2_data[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N26
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N27
dffeas \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N9
dffeas \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N8
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~0_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N9
dffeas \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N6
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y24_N7
dffeas \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N10
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N11
dffeas \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N0
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y24_N1
dffeas \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N6
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N7
dffeas \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N16
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N17
dffeas \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N2
cycloneiv_lcell_comb \inst6|registers|reg2_data[3]~20 (
// Equation(s):
// \inst6|registers|reg2_data[3]~20_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// ((\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[3]~20 .lut_mask = 16'hF2C2;
defparam \inst6|registers|reg2_data[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N10
cycloneiv_lcell_comb \inst6|registers|reg2_data[3]~21 (
// Equation(s):
// \inst6|registers|reg2_data[3]~21_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[3]~20_combout  & (\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q )) # (!\inst6|registers|reg2_data[3]~20_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[3]~20_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datad(\inst6|registers|reg2_data[3]~20_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[3]~21 .lut_mask = 16'hAFC0;
defparam \inst6|registers|reg2_data[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N0
cycloneiv_lcell_comb \inst6|registers|reg2_data[3]~24 (
// Equation(s):
// \inst6|registers|reg2_data[3]~24_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[3]~21_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[3]~23_combout ))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datac(\inst6|registers|reg2_data[3]~23_combout ),
	.datad(\inst6|registers|reg2_data[3]~21_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[3]~24 .lut_mask = 16'hFC30;
defparam \inst6|registers|reg2_data[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N1
dffeas \inst11|reg_REG_data2|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[3]~24_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N31
dffeas \inst11|reg_REG_data2|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data2|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N24
cycloneiv_lcell_comb \inst5|ALU_mux|outp[3]~4 (
// Equation(s):
// \inst5|ALU_mux|outp[3]~4_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ))) # (!\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q ))

	.dataa(\inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(\inst11|reg_PC_jump|loop0:3:dff|slave|q_t~q ),
	.datad(\inst11|reg_ALU_src|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[3]~4 .lut_mask = 16'hF0AA;
defparam \inst5|ALU_mux|outp[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N14
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q  $ (\inst5|ALU_mux|outp[3]~4_combout ))

	.dataa(gnd),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ),
	.datad(\inst5|ALU_mux|outp[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N4
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N5
dffeas \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N13
dffeas \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N14
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N15
dffeas \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N17
dffeas \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N0
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N1
dffeas \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N7
dffeas \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N6
cycloneiv_lcell_comb \inst6|registers|reg2_data[2]~27 (
// Equation(s):
// \inst6|registers|reg2_data[2]~27_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// ((\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[2]~27 .lut_mask = 16'hFC22;
defparam \inst6|registers|reg2_data[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[2]~28 (
// Equation(s):
// \inst6|registers|reg2_data[2]~28_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[2]~27_combout  & ((\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[2]~27_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[2]~27_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[2]~27_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[2]~28 .lut_mask = 16'hF388;
defparam \inst6|registers|reg2_data[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N26
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~0_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N27
dffeas \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N21
dffeas \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N9
dffeas \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N29
dffeas \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N30
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q )))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hD8D8;
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N3
dffeas \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N22
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N23
dffeas \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N1
dffeas \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N0
cycloneiv_lcell_comb \inst6|registers|reg2_data[2]~25 (
// Equation(s):
// \inst6|registers|reg2_data[2]~25_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// ((\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[2]~25 .lut_mask = 16'hFA44;
defparam \inst6|registers|reg2_data[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N28
cycloneiv_lcell_comb \inst6|registers|reg2_data[2]~26 (
// Equation(s):
// \inst6|registers|reg2_data[2]~26_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[2]~25_combout  & ((\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[2]~25_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[2]~25_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[2]~25_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[2]~26 .lut_mask = 16'hF588;
defparam \inst6|registers|reg2_data[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N10
cycloneiv_lcell_comb \inst6|registers|reg2_data[2]~29 (
// Equation(s):
// \inst6|registers|reg2_data[2]~29_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[2]~26_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[2]~28_combout ))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datab(\inst6|registers|reg2_data[2]~28_combout ),
	.datac(gnd),
	.datad(\inst6|registers|reg2_data[2]~26_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[2]~29 .lut_mask = 16'hEE44;
defparam \inst6|registers|reg2_data[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N11
dffeas \inst11|reg_REG_data2|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[2]~29_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N12
cycloneiv_lcell_comb \inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_data2|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|reg_REG_data2|loop0:2:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N13
dffeas \inst11|reg_REG_data2|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N2
cycloneiv_lcell_comb \inst5|ALU_mux|outp[2]~5 (
// Equation(s):
// \inst5|ALU_mux|outp[2]~5_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q )) # (!\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q )))

	.dataa(\inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q ),
	.datab(\inst11|reg_ALU_src|slave|q_t~q ),
	.datac(gnd),
	.datad(\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[2]~5 .lut_mask = 16'hBB88;
defparam \inst5|ALU_mux|outp[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N24
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q  $ (\inst5|ALU_mux|outp[2]~5_combout ))

	.dataa(gnd),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ),
	.datad(\inst5|ALU_mux|outp[2]~5_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N0
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  = (\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[2]~5_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))

	.dataa(gnd),
	.datab(\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ),
	.datac(\inst5|ALU_mux|outp[2]~5_combout ),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out .lut_mask = 16'h0CC0;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N16
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout  = (\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  
// $ (\inst5|ALU_mux|outp[3]~4_combout )))) # (!\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[3]~4_combout ))))

	.dataa(\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.datad(\inst5|ALU_mux|outp[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 .lut_mask = 16'hB2E8;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N14
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~0_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N15
dffeas \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N5
dffeas \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N20
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N21
dffeas \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N11
dffeas \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N9
dffeas \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N17
dffeas \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N16
cycloneiv_lcell_comb \inst6|registers|reg2_data[1]~30 (
// Equation(s):
// \inst6|registers|reg2_data[1]~30_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// ((\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[1]~30 .lut_mask = 16'hFA44;
defparam \inst6|registers|reg2_data[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N30
cycloneiv_lcell_comb \inst6|registers|reg2_data[1]~31 (
// Equation(s):
// \inst6|registers|reg2_data[1]~31_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[1]~30_combout  & ((\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[1]~30_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[1]~30_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[1]~30_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[1]~31 .lut_mask = 16'hF588;
defparam \inst6|registers|reg2_data[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N26
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N27
dffeas \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N13
dffeas \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N14
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N15
dffeas \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N24
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N25
dffeas \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N12
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N13
dffeas \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N26
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N27
dffeas \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N28
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N29
dffeas \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N1
dffeas \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[1]~32 (
// Equation(s):
// \inst6|registers|reg2_data[1]~32_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ) # ((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// (((\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q  & !\IMEM|srom|rom_block|auto_generated|q_a [12]))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[1]~32 .lut_mask = 16'hF0AC;
defparam \inst6|registers|reg2_data[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N6
cycloneiv_lcell_comb \inst6|registers|reg2_data[1]~33 (
// Equation(s):
// \inst6|registers|reg2_data[1]~33_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[1]~32_combout  & ((\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[1]~32_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[1]~32_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\inst6|registers|reg2_data[1]~32_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[1]~33 .lut_mask = 16'hCFA0;
defparam \inst6|registers|reg2_data[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N22
cycloneiv_lcell_comb \inst6|registers|reg2_data[1]~34 (
// Equation(s):
// \inst6|registers|reg2_data[1]~34_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[1]~31_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[1]~33_combout )))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\inst6|registers|reg2_data[1]~31_combout ),
	.datad(\inst6|registers|reg2_data[1]~33_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[1]~34 .lut_mask = 16'hF5A0;
defparam \inst6|registers|reg2_data[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N23
dffeas \inst11|reg_REG_data2|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[1]~34_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N13
dffeas \inst11|reg_REG_data2|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data2|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N30
cycloneiv_lcell_comb \inst5|ALU_mux|outp[1]~6 (
// Equation(s):
// \inst5|ALU_mux|outp[1]~6_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q )) # (!\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q )))

	.dataa(\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q ),
	.datab(\inst11|reg_ALU_src|slave|q_t~q ),
	.datac(gnd),
	.datad(\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[1]~6 .lut_mask = 16'hBB88;
defparam \inst5|ALU_mux|outp[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  = \inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q  $ (\inst5|ALU_mux|outp[1]~6_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))

	.dataa(\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ),
	.datab(\inst5|ALU_mux|outp[1]~6_combout ),
	.datac(gnd),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum .lut_mask = 16'h9966;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  = (\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[1]~6_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))

	.dataa(\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ),
	.datab(\inst5|ALU_mux|outp[1]~6_combout ),
	.datac(gnd),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out .lut_mask = 16'h2288;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout  = (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  & (\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q  $ (!\inst5|ALU_mux|outp[0]~7_combout )))

	.dataa(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ),
	.datab(\inst5|ALU_mux|outp[0]~7_combout ),
	.datac(gnd),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 .lut_mask = 16'h9900;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[0]~7_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))

	.dataa(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ),
	.datab(\inst5|ALU_mux|outp[0]~7_combout ),
	.datac(gnd),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'h2288;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ) # (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 .lut_mask = 16'hEEEC;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  & 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 .lut_mask = 16'hF8F0;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N18
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~0_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N19
dffeas \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N12
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N13
dffeas \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N24
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N25
dffeas \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N8
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N9
dffeas \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N16
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N17
dffeas \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N30
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N31
dffeas \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N18
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q )))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hD8D8;
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N19
dffeas \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N28
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N29
dffeas \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N22
cycloneiv_lcell_comb \inst6|registers|reg2_data[4]~15 (
// Equation(s):
// \inst6|registers|reg2_data[4]~15_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ) # ((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// (((\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q  & !\IMEM|srom|rom_block|auto_generated|q_a [11]))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[4]~15 .lut_mask = 16'hF0AC;
defparam \inst6|registers|reg2_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N26
cycloneiv_lcell_comb \inst6|registers|reg2_data[4]~16 (
// Equation(s):
// \inst6|registers|reg2_data[4]~16_combout  = (\inst6|registers|reg2_data[4]~15_combout  & (((\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ) # (!\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\inst6|registers|reg2_data[4]~15_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q  & ((\IMEM|srom|rom_block|auto_generated|q_a [11]))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\inst6|registers|reg2_data[4]~15_combout ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[4]~16 .lut_mask = 16'hCAF0;
defparam \inst6|registers|reg2_data[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N2
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N3
dffeas \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N5
dffeas \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N22
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N23
dffeas \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N5
dffeas \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N16
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N17
dffeas \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N18
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N19
dffeas \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N18
cycloneiv_lcell_comb \inst6|registers|reg2_data[4]~17 (
// Equation(s):
// \inst6|registers|reg2_data[4]~17_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// (\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[4]~17 .lut_mask = 16'hFA0C;
defparam \inst6|registers|reg2_data[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[4]~18 (
// Equation(s):
// \inst6|registers|reg2_data[4]~18_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[4]~17_combout  & ((\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[4]~17_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[4]~17_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[4]~17_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[4]~18 .lut_mask = 16'hF388;
defparam \inst6|registers|reg2_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N2
cycloneiv_lcell_comb \inst6|registers|reg2_data[4]~19 (
// Equation(s):
// \inst6|registers|reg2_data[4]~19_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[4]~16_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[4]~18_combout )))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\inst6|registers|reg2_data[4]~16_combout ),
	.datad(\inst6|registers|reg2_data[4]~18_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[4]~19 .lut_mask = 16'hF5A0;
defparam \inst6|registers|reg2_data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N3
dffeas \inst11|reg_REG_data2|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[4]~19_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N9
dffeas \inst11|reg_REG_data2|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data2|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N9
dffeas \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N29
dffeas \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N24
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N25
dffeas \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N5
dffeas \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N10
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N11
dffeas \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N1
dffeas \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N26
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N27
dffeas \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N13
dffeas \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N12
cycloneiv_lcell_comb \inst6|registers|reg2_data[5]~12 (
// Equation(s):
// \inst6|registers|reg2_data[5]~12_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ) # (\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// (\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q  & ((!\IMEM|srom|rom_block|auto_generated|q_a [12]))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datac(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[5]~12 .lut_mask = 16'hCCE2;
defparam \inst6|registers|reg2_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N4
cycloneiv_lcell_comb \inst6|registers|reg2_data[5]~13 (
// Equation(s):
// \inst6|registers|reg2_data[5]~13_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[5]~12_combout  & ((\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[5]~12_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[5]~12_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[5]~12_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[5]~13 .lut_mask = 16'hF388;
defparam \inst6|registers|reg2_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N20
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N21
dffeas \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N25
dffeas \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N26
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N27
dffeas \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N6
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N7
dffeas \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N0
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q )))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hD8D8;
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N1
dffeas \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y25_N17
dffeas \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N2
cycloneiv_lcell_comb \inst6|registers|reg2_data[5]~10 (
// Equation(s):
// \inst6|registers|reg2_data[5]~10_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// (\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[5]~10 .lut_mask = 16'hFA0C;
defparam \inst6|registers|reg2_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[5]~11 (
// Equation(s):
// \inst6|registers|reg2_data[5]~11_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[5]~10_combout  & ((\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[5]~10_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[5]~10_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datac(\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[5]~10_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[5]~11 .lut_mask = 16'hF388;
defparam \inst6|registers|reg2_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N10
cycloneiv_lcell_comb \inst6|registers|reg2_data[5]~14 (
// Equation(s):
// \inst6|registers|reg2_data[5]~14_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[5]~11_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[5]~13_combout ))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\inst6|registers|reg2_data[5]~13_combout ),
	.datad(\inst6|registers|reg2_data[5]~11_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[5]~14 .lut_mask = 16'hFA50;
defparam \inst6|registers|reg2_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N11
dffeas \inst11|reg_REG_data2|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[5]~14_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N25
dffeas \inst11|reg_REG_data2|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data2|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y24_N0
cycloneiv_ram_block \DMEM|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst12|reg_MEM_write|slave|q_t~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q ,\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q ,\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q ,\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ,
\inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q ,\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ,\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q ,\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q }),
	.portaaddr({\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~q ,\inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q ,\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~q ,\inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q ,\inst12|reg_ALU_result|loop0:3:dff|slave|q_t~q ,
\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~q ,\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q ,\inst12|reg_ALU_result|loop0:0:dff|slave|q_t~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .init_file = "DMEM";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DMEM|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF003FC0000002A80055;
// synopsys translate_on

// Location: FF_X10_Y24_N5
dffeas \inst15|reg_ALU_result|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N1
dffeas \inst15|reg_ALU_result|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_ALU_result|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N0
cycloneiv_lcell_comb \inst8|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:7:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & (\DMEM|sram|ram_block|auto_generated|q_a [7])) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\inst15|reg_ALU_result|loop0:7:dff|slave|q_t~q )))

	.dataa(\DMEM|sram|ram_block|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\inst15|reg_ALU_result|loop0:7:dff|slave|q_t~q ),
	.datad(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'hAAF0;
defparam \inst8|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N28
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~0_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N29
dffeas \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N2
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N3
dffeas \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N12
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N13
dffeas \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N23
dffeas \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N22
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ))) # (!\inst6|registers|decode|Equal0~2_combout  & 
// (\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ))

	.dataa(\inst6|registers|decode|Equal0~2_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hFA50;
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N23
dffeas \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N6
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N7
dffeas \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N4
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N5
dffeas \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N10
cycloneiv_lcell_comb \inst6|registers|reg2_data[7]~0 (
// Equation(s):
// \inst6|registers|reg2_data[7]~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// ((\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[7]~0 .lut_mask = 16'hFC0A;
defparam \inst6|registers|reg2_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneiv_lcell_comb \inst6|registers|reg2_data[7]~1 (
// Equation(s):
// \inst6|registers|reg2_data[7]~1_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[7]~0_combout  & ((\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[7]~0_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[7]~0_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[7]~1 .lut_mask = 16'hF588;
defparam \inst6|registers|reg2_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N9
dffeas \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N21
dffeas \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N14
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N15
dffeas \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N29
dffeas \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N30
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N31
dffeas \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N17
dffeas \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N14
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:7:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N15
dffeas \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N3
dffeas \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneiv_lcell_comb \inst6|registers|reg2_data[7]~2 (
// Equation(s):
// \inst6|registers|reg2_data[7]~2_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// ((\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ))))

	.dataa(\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[7]~2 .lut_mask = 16'hFC22;
defparam \inst6|registers|reg2_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneiv_lcell_comb \inst6|registers|reg2_data[7]~3 (
// Equation(s):
// \inst6|registers|reg2_data[7]~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[7]~2_combout  & ((\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[7]~2_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[7]~2_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[7]~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[7]~3 .lut_mask = 16'hF388;
defparam \inst6|registers|reg2_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneiv_lcell_comb \inst6|registers|reg2_data[7]~4 (
// Equation(s):
// \inst6|registers|reg2_data[7]~4_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[7]~1_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[7]~3_combout )))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datac(\inst6|registers|reg2_data[7]~1_combout ),
	.datad(\inst6|registers|reg2_data[7]~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[7]~4 .lut_mask = 16'hF3C0;
defparam \inst6|registers|reg2_data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N13
dffeas \inst11|reg_REG_data2|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[7]~4_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N0
cycloneiv_lcell_comb \inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_data2|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_data2|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N1
dffeas \inst11|reg_REG_data2|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N14
cycloneiv_lcell_comb \inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder (
// Equation(s):
// \inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y24_N15
dffeas \inst15|reg_ALU_result|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N1
dffeas \inst15|reg_ALU_result|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_ALU_result|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N0
cycloneiv_lcell_comb \inst8|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:6:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & (\DMEM|sram|ram_block|auto_generated|q_a [6])) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\inst15|reg_ALU_result|loop0:6:dff|slave|q_t~q )))

	.dataa(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.datab(\DMEM|sram|ram_block|auto_generated|q_a [6]),
	.datac(\inst15|reg_ALU_result|loop0:6:dff|slave|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'hD8D8;
defparam \inst8|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N30
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N31
dffeas \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N7
dffeas \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N26
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N27
dffeas \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N11
dffeas \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N22
cycloneiv_lcell_comb \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~6_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~6_combout  & 
// ((\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N23
dffeas \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N13
dffeas \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N28
cycloneiv_lcell_comb \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~5_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~5_combout  & 
// ((\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N29
dffeas \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N17
dffeas \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N16
cycloneiv_lcell_comb \inst6|registers|reg2_data[6]~7 (
// Equation(s):
// \inst6|registers|reg2_data[6]~7_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ) # (\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// (\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q  & ((!\IMEM|srom|rom_block|auto_generated|q_a [12]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[6]~7 .lut_mask = 16'hAAE4;
defparam \inst6|registers|reg2_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N10
cycloneiv_lcell_comb \inst6|registers|reg2_data[6]~8 (
// Equation(s):
// \inst6|registers|reg2_data[6]~8_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[6]~7_combout  & ((\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[6]~7_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[6]~7_combout ))))

	.dataa(\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datac(\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[6]~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[6]~8 .lut_mask = 16'hF388;
defparam \inst6|registers|reg2_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N4
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~0_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N5
dffeas \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N29
dffeas \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N26
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N27
dffeas \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N19
dffeas \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N14
cycloneiv_lcell_comb \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~2_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~2_combout  & 
// ((\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N15
dffeas \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N3
dffeas \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~1_combout  & (\inst8|tsb0|loop0:6:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~1_combout  & 
// ((\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q )))

	.dataa(\inst6|registers|decode|Equal0~1_combout ),
	.datab(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 .lut_mask = 16'hD8D8;
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N9
dffeas \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y25_N25
dffeas \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[6]~5 (
// Equation(s):
// \inst6|registers|reg2_data[6]~5_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// ((\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[6]~5 .lut_mask = 16'hFA44;
defparam \inst6|registers|reg2_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N18
cycloneiv_lcell_comb \inst6|registers|reg2_data[6]~6 (
// Equation(s):
// \inst6|registers|reg2_data[6]~6_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[6]~5_combout  & ((\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[6]~5_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[6]~5_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[6]~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[6]~6 .lut_mask = 16'hF588;
defparam \inst6|registers|reg2_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N0
cycloneiv_lcell_comb \inst6|registers|reg2_data[6]~9 (
// Equation(s):
// \inst6|registers|reg2_data[6]~9_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[6]~6_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[6]~8_combout ))

	.dataa(\inst6|registers|reg2_data[6]~8_combout ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\inst6|registers|reg2_data[6]~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[6]~9 .lut_mask = 16'hEE22;
defparam \inst6|registers|reg2_data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N1
dffeas \inst11|reg_REG_data2|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[6]~9_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N7
dffeas \inst11|reg_REG_data2|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data2|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N2
cycloneiv_lcell_comb \inst5|ALU_mux|outp[6]~1 (
// Equation(s):
// \inst5|ALU_mux|outp[6]~1_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_PC_jump|loop0:6:dff|slave|q_t~q ))) # (!\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q ))

	.dataa(\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q ),
	.datab(\inst11|reg_PC_jump|loop0:6:dff|slave|q_t~q ),
	.datac(gnd),
	.datad(\inst11|reg_ALU_src|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[6]~1 .lut_mask = 16'hCCAA;
defparam \inst5|ALU_mux|outp[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N12
cycloneiv_lcell_comb \inst6|registers|reg1_data[6]~7 (
// Equation(s):
// \inst6|registers|reg1_data[6]~7_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q )))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[6]~7 .lut_mask = 16'hEE50;
defparam \inst6|registers|reg1_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N6
cycloneiv_lcell_comb \inst6|registers|reg1_data[6]~8 (
// Equation(s):
// \inst6|registers|reg1_data[6]~8_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[6]~7_combout  & (\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[6]~7_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[6]~7_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[6]~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[6]~8 .lut_mask = 16'hDDA0;
defparam \inst6|registers|reg1_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N2
cycloneiv_lcell_comb \inst6|registers|reg1_data[6]~5 (
// Equation(s):
// \inst6|registers|reg1_data[6]~5_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[6]~5 .lut_mask = 16'hEE30;
defparam \inst6|registers|reg1_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N28
cycloneiv_lcell_comb \inst6|registers|reg1_data[6]~6 (
// Equation(s):
// \inst6|registers|reg1_data[6]~6_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[6]~5_combout  & (\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[6]~5_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[6]~5_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[6]~5_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[6]~6 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[6]~9 (
// Equation(s):
// \inst6|registers|reg1_data[6]~9_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[6]~6_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[6]~8_combout ))

	.dataa(\inst6|registers|reg1_data[6]~8_combout ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\inst6|registers|reg1_data[6]~6_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[6]~9 .lut_mask = 16'hEE22;
defparam \inst6|registers|reg1_data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N21
dffeas \inst11|reg_REG_data1|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[6]~9_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N21
dffeas \inst11|reg_REG_data1|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\inst5|ALU_mux|outp[6]~1_combout  $ (\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datab(\inst5|ALU_mux|outp[6]~1_combout ),
	.datac(gnd),
	.datad(\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'h9966;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N2
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_mux|outp[6]~1_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ))) # 
// (!\inst5|ALU_mux|outp[6]~1_combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & \inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ))))

	.dataa(\inst5|ALU_mux|outp[6]~1_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'h0E08;
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneiv_lcell_comb \inst5|ALU_mux|outp[4]~3 (
// Equation(s):
// \inst5|ALU_mux|outp[4]~3_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:4:dff|slave|q_t~q )) # (!\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q )))

	.dataa(\inst11|reg_PC_jump|loop0:4:dff|slave|q_t~q ),
	.datab(\inst11|reg_ALU_src|slave|q_t~q ),
	.datac(\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[4]~3 .lut_mask = 16'hB8B8;
defparam \inst5|ALU_mux|outp[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & (\inst5|ALU_mux|outp[4]~3_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ))))

	.dataa(\inst5|ALU_mux|outp[4]~3_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datad(\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 .lut_mask = 16'h9060;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneiv_lcell_comb \inst5|ALU_mux|outp[5]~2 (
// Equation(s):
// \inst5|ALU_mux|outp[5]~2_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:5:dff|slave|q_t~q )) # (!\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q )))

	.dataa(\inst11|reg_PC_jump|loop0:5:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q ),
	.datad(\inst11|reg_ALU_src|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[5]~2 .lut_mask = 16'hAAF0;
defparam \inst5|ALU_mux|outp[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\inst5|ALU_mux|outp[4]~3_combout )))

	.dataa(gnd),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ),
	.datad(\inst5|ALU_mux|outp[4]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'h30C0;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N20
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout  = (\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q  & ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ) # (\inst5|ALU_mux|outp[5]~2_combout  $ 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))) # (!\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q  & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & (\inst5|ALU_mux|outp[5]~2_combout  $ 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))))

	.dataa(\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ),
	.datab(\inst5|ALU_mux|outp[5]~2_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 .lut_mask = 16'hB2E8;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout  = (!\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout  & ((!\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ) # (!\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.datac(gnd),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 .lut_mask = 16'h1133;
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N16
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout  = (\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  $ 
// (!\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ))))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 .lut_mask = 16'hECDC;
defparam \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N17
dffeas \inst12|reg_ALU_result|loop0:6:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:6:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:6:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:6:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N25
dffeas \inst12|reg_ALU_result|loop0:6:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:6:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:6:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:6:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N30
cycloneiv_lcell_comb \inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder (
// Equation(s):
// \inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N31
dffeas \inst15|reg_ALU_result|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_ALU_result|loop0:4:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N7
dffeas \inst15|reg_ALU_result|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_ALU_result|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N4
cycloneiv_lcell_comb \inst8|tsb0|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:4:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & (\DMEM|sram|ram_block|auto_generated|q_a [4])) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\inst15|reg_ALU_result|loop0:4:dff|slave|q_t~q )))

	.dataa(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.datab(\DMEM|sram|ram_block|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst15|reg_ALU_result|loop0:4:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:4:tsb|outp~0 .lut_mask = 16'hDD88;
defparam \inst8|tsb0|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N8
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:4:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N9
dffeas \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N25
dffeas \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N10
cycloneiv_lcell_comb \inst6|registers|reg1_data[4]~17 (
// Equation(s):
// \inst6|registers|reg1_data[4]~17_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ) # ((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (((\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q  & !\IMEM|srom|rom_block|auto_generated|q_a [22]))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[4]~17 .lut_mask = 16'hF0AC;
defparam \inst6|registers|reg1_data[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N4
cycloneiv_lcell_comb \inst6|registers|reg1_data[4]~18 (
// Equation(s):
// \inst6|registers|reg1_data[4]~18_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[4]~17_combout  & (\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[4]~17_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[4]~17_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[4]~17_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[4]~18 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N6
cycloneiv_lcell_comb \inst6|registers|reg1_data[4]~15 (
// Equation(s):
// \inst6|registers|reg1_data[4]~15_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[4]~15 .lut_mask = 16'hFA0C;
defparam \inst6|registers|reg1_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[4]~16 (
// Equation(s):
// \inst6|registers|reg1_data[4]~16_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[4]~15_combout  & ((\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ))) # (!\inst6|registers|reg1_data[4]~15_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[4]~15_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst6|registers|reg1_data[4]~15_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[4]~16 .lut_mask = 16'hCFA0;
defparam \inst6|registers|reg1_data[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N16
cycloneiv_lcell_comb \inst6|registers|reg1_data[4]~19 (
// Equation(s):
// \inst6|registers|reg1_data[4]~19_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[4]~16_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[4]~18_combout ))

	.dataa(gnd),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst6|registers|reg1_data[4]~18_combout ),
	.datad(\inst6|registers|reg1_data[4]~16_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[4]~19 .lut_mask = 16'hFC30;
defparam \inst6|registers|reg1_data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N17
dffeas \inst11|reg_REG_data1|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[4]~19_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y26_N13
dffeas \inst11|reg_REG_data1|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout  = (\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((!\inst5|ALU_mux|outp[4]~3_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & 
// ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\inst5|ALU_mux|outp[4]~3_combout ))))) # (!\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[4]~3_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal [1]))))

	.dataa(\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU_mux|outp[4]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 .lut_mask = 16'h5EA8;
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N8
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout  = \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout  $ (((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  $ 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 .lut_mask = 16'h9F60;
defparam \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N9
dffeas \inst12|reg_ALU_result|loop0:4:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:4:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:4:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:4:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N25
dffeas \inst12|reg_ALU_result|loop0:4:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:4:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:4:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:4:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N23
dffeas \inst15|reg_ALU_result|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:3:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N31
dffeas \inst15|reg_ALU_result|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_ALU_result|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_ALU_result|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_ALU_result|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_ALU_result|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N30
cycloneiv_lcell_comb \inst8|tsb0|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:3:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & (\DMEM|sram|ram_block|auto_generated|q_a [3])) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\inst15|reg_ALU_result|loop0:3:dff|slave|q_t~q )))

	.dataa(\DMEM|sram|ram_block|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\inst15|reg_ALU_result|loop0:3:dff|slave|q_t~q ),
	.datad(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:3:tsb|outp~0 .lut_mask = 16'hAAF0;
defparam \inst8|tsb0|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N6
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:3:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N7
dffeas \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N10
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y24_N11
dffeas \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[3]~22 (
// Equation(s):
// \inst6|registers|reg1_data[3]~22_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[3]~22 .lut_mask = 16'hFA0C;
defparam \inst6|registers|reg1_data[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N30
cycloneiv_lcell_comb \inst6|registers|reg1_data[3]~23 (
// Equation(s):
// \inst6|registers|reg1_data[3]~23_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[3]~22_combout  & (\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[3]~22_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[3]~22_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datad(\inst6|registers|reg1_data[3]~22_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[3]~23 .lut_mask = 16'hAFC0;
defparam \inst6|registers|reg1_data[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N28
cycloneiv_lcell_comb \inst6|registers|reg1_data[3]~20 (
// Equation(s):
// \inst6|registers|reg1_data[3]~20_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ) # (\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q  & ((!\IMEM|srom|rom_block|auto_generated|q_a [21]))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[3]~20 .lut_mask = 16'hF0CA;
defparam \inst6|registers|reg1_data[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N18
cycloneiv_lcell_comb \inst6|registers|reg1_data[3]~21 (
// Equation(s):
// \inst6|registers|reg1_data[3]~21_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[3]~20_combout  & (\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[3]~20_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[3]~20_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[3]~20_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[3]~21 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y25_N22
cycloneiv_lcell_comb \inst6|registers|reg1_data[3]~24 (
// Equation(s):
// \inst6|registers|reg1_data[3]~24_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[3]~21_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[3]~23_combout ))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst6|registers|reg1_data[3]~23_combout ),
	.datad(\inst6|registers|reg1_data[3]~21_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[3]~24 .lut_mask = 16'hFA50;
defparam \inst6|registers|reg1_data[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y25_N23
dffeas \inst11|reg_REG_data1|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[3]~24_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N15
dffeas \inst11|reg_REG_data1|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N14
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & ((\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ) # (\inst5|ALU_mux|outp[3]~4_combout ))) # 
// (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & (\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q  & \inst5|ALU_mux|outp[3]~4_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ),
	.datad(\inst5|ALU_mux|outp[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 .lut_mask = 16'h5440;
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N12
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout  = (\inst5|ALU_mux|outp[0]~7_combout  & (\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q )) # (!\inst5|ALU_mux|outp[0]~7_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))

	.dataa(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(gnd),
	.datad(\inst5|ALU_mux|outp[0]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 .lut_mask = 16'hAACC;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N8
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout  = (\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[2]~5_combout )))) # (!\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[2]~5_combout ))))

	.dataa(\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst5|ALU_mux|outp[2]~5_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 .lut_mask = 16'hBE28;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N20
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout  = (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ) # ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout  & \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 .lut_mask = 16'hF8F0;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N10
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  $ 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ))))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 .lut_mask = 16'hBAEA;
defparam \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N11
dffeas \inst12|reg_ALU_result|loop0:3:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:3:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:3:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:3:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N3
dffeas \inst12|reg_ALU_result|loop0:3:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_result|loop0:3:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:3:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:3:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:3:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N16
cycloneiv_lcell_comb \inst8|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:2:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\DMEM|sram|ram_block|auto_generated|q_a [2]))) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & (\inst15|reg_ALU_result|loop0:2:dff|slave|q_t~q ))

	.dataa(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.datab(gnd),
	.datac(\inst15|reg_ALU_result|loop0:2:dff|slave|q_t~q ),
	.datad(\DMEM|sram|ram_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'hFA50;
defparam \inst8|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N18
cycloneiv_lcell_comb \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~7_combout  & (\inst8|tsb0|loop0:2:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~7_combout  & 
// ((\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N19
dffeas \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N25
dffeas \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N16
cycloneiv_lcell_comb \inst6|registers|reg1_data[2]~27 (
// Equation(s):
// \inst6|registers|reg1_data[2]~27_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q )))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[2]~27 .lut_mask = 16'hEE50;
defparam \inst6|registers|reg1_data[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N12
cycloneiv_lcell_comb \inst6|registers|reg1_data[2]~28 (
// Equation(s):
// \inst6|registers|reg1_data[2]~28_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[2]~27_combout  & (\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[2]~27_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[2]~27_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[2]~27_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[2]~28 .lut_mask = 16'hDDA0;
defparam \inst6|registers|reg1_data[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N2
cycloneiv_lcell_comb \inst6|registers|reg1_data[2]~25 (
// Equation(s):
// \inst6|registers|reg1_data[2]~25_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[2]~25 .lut_mask = 16'hEE30;
defparam \inst6|registers|reg1_data[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[2]~26 (
// Equation(s):
// \inst6|registers|reg1_data[2]~26_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[2]~25_combout  & (\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[2]~25_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[2]~25_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[2]~25_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[2]~26 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N18
cycloneiv_lcell_comb \inst6|registers|reg1_data[2]~29 (
// Equation(s):
// \inst6|registers|reg1_data[2]~29_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[2]~26_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[2]~28_combout ))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst6|registers|reg1_data[2]~28_combout ),
	.datad(\inst6|registers|reg1_data[2]~26_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[2]~29 .lut_mask = 16'hFA50;
defparam \inst6|registers|reg1_data[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N19
dffeas \inst11|reg_REG_data1|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[2]~29_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N27
dffeas \inst11|reg_REG_data1|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N26
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & ((\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ) # (\inst5|ALU_mux|outp[2]~5_combout ))) # 
// (!\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & (\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q  & \inst5|ALU_mux|outp[2]~5_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ),
	.datad(\inst5|ALU_mux|outp[2]~5_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'h5440;
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout  = (\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[1]~6_combout )))) # (!\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[1]~6_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datab(\inst5|ALU_mux|outp[1]~6_combout ),
	.datac(\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 .lut_mask = 16'hF660;
defparam \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout  = (!\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout  & ((!\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ) # 
// (!\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ),
	.datac(gnd),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1 .lut_mask = 16'h1133;
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N6
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout  = (\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  $ 
// (!\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ))))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2 .lut_mask = 16'hEABA;
defparam \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N7
dffeas \inst12|reg_ALU_result|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N8
cycloneiv_lcell_comb \inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_ALU_result|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N9
dffeas \inst12|reg_ALU_result|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N10
cycloneiv_lcell_comb \inst8|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:1:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\DMEM|sram|ram_block|auto_generated|q_a [1]))) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & (\inst15|reg_ALU_result|loop0:1:dff|slave|q_t~q ))

	.dataa(gnd),
	.datab(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.datac(\inst15|reg_ALU_result|loop0:1:dff|slave|q_t~q ),
	.datad(\DMEM|sram|ram_block|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'hFC30;
defparam \inst8|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N2
cycloneiv_lcell_comb \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~3_combout  & (\inst8|tsb0|loop0:1:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~3_combout  & 
// ((\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N3
dffeas \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N31
dffeas \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N10
cycloneiv_lcell_comb \inst6|registers|reg1_data[1]~30 (
// Equation(s):
// \inst6|registers|reg1_data[1]~30_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[1]~30 .lut_mask = 16'hEE30;
defparam \inst6|registers|reg1_data[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N4
cycloneiv_lcell_comb \inst6|registers|reg1_data[1]~31 (
// Equation(s):
// \inst6|registers|reg1_data[1]~31_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[1]~30_combout  & (\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[1]~30_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[1]~30_combout ))))

	.dataa(\inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[1]~30_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[1]~31 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N0
cycloneiv_lcell_comb \inst6|registers|reg1_data[1]~32 (
// Equation(s):
// \inst6|registers|reg1_data[1]~32_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ) # ((\IMEM|srom|rom_block|auto_generated|q_a [22])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (((\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q  & !\IMEM|srom|rom_block|auto_generated|q_a [22]))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[1]~32 .lut_mask = 16'hCCB8;
defparam \inst6|registers|reg1_data[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N12
cycloneiv_lcell_comb \inst6|registers|reg1_data[1]~33 (
// Equation(s):
// \inst6|registers|reg1_data[1]~33_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[1]~32_combout  & (\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[1]~32_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[1]~32_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[1]~32_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[1]~33 .lut_mask = 16'hDDA0;
defparam \inst6|registers|reg1_data[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N18
cycloneiv_lcell_comb \inst6|registers|reg1_data[1]~34 (
// Equation(s):
// \inst6|registers|reg1_data[1]~34_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[1]~31_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[1]~33_combout )))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst6|registers|reg1_data[1]~31_combout ),
	.datad(\inst6|registers|reg1_data[1]~33_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[1]~34 .lut_mask = 16'hF5A0;
defparam \inst6|registers|reg1_data[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N19
dffeas \inst11|reg_REG_data1|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[1]~34_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N3
dffeas \inst11|reg_REG_data1|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N18
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q  & ((\inst5|ALU_mux|outp[1]~6_combout ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ))) # 
// (!\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[1]~6_combout  & \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ))))

	.dataa(\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ),
	.datab(\inst5|ALU_mux|outp[1]~6_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'h0E08;
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N4
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout  $ 
// (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 .lut_mask = 16'hCEEC;
defparam \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N5
dffeas \inst12|reg_ALU_result|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N2
cycloneiv_lcell_comb \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|reg_ALU_result|loop0:1:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N3
dffeas \inst12|reg_ALU_result|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N14
cycloneiv_lcell_comb \inst8|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:0:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\DMEM|sram|ram_block|auto_generated|q_a [0]))) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & (\inst15|reg_ALU_result|loop0:0:dff|slave|q_t~q ))

	.dataa(\inst15|reg_ALU_result|loop0:0:dff|slave|q_t~q ),
	.datab(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.datac(gnd),
	.datad(\DMEM|sram|ram_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'hEE22;
defparam \inst8|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N22
cycloneiv_lcell_comb \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~4_combout  & (\inst8|tsb0|loop0:0:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~4_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q )))

	.dataa(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datab(gnd),
	.datac(\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 .lut_mask = 16'hAAF0;
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N23
dffeas \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N19
dffeas \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N28
cycloneiv_lcell_comb \inst6|registers|reg2_data[0]~37 (
// Equation(s):
// \inst6|registers|reg2_data[0]~37_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\IMEM|srom|rom_block|auto_generated|q_a [11])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\IMEM|srom|rom_block|auto_generated|q_a [11] & 
// ((\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[0]~37 .lut_mask = 16'hFA44;
defparam \inst6|registers|reg2_data[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N10
cycloneiv_lcell_comb \inst6|registers|reg2_data[0]~38 (
// Equation(s):
// \inst6|registers|reg2_data[0]~38_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [12] & ((\inst6|registers|reg2_data[0]~37_combout  & ((\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[0]~37_combout  & 
// (\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (((\inst6|registers|reg2_data[0]~37_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[0]~37_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[0]~38 .lut_mask = 16'hF588;
defparam \inst6|registers|reg2_data[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N12
cycloneiv_lcell_comb \inst6|registers|reg2_data[0]~35 (
// Equation(s):
// \inst6|registers|reg2_data[0]~35_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\IMEM|srom|rom_block|auto_generated|q_a [12])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\IMEM|srom|rom_block|auto_generated|q_a [12] & 
// ((\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [12] & (\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ))))

	.dataa(\inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datac(\inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[0]~35 .lut_mask = 16'hFC22;
defparam \inst6|registers|reg2_data[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N24
cycloneiv_lcell_comb \inst6|registers|reg2_data[0]~36 (
// Equation(s):
// \inst6|registers|reg2_data[0]~36_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [11] & ((\inst6|registers|reg2_data[0]~35_combout  & ((\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ))) # (!\inst6|registers|reg2_data[0]~35_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [11] & (((\inst6|registers|reg2_data[0]~35_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [11]),
	.datab(\inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg2_data[0]~35_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[0]~36 .lut_mask = 16'hF588;
defparam \inst6|registers|reg2_data[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N16
cycloneiv_lcell_comb \inst6|registers|reg2_data[0]~39 (
// Equation(s):
// \inst6|registers|reg2_data[0]~39_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [13] & ((\inst6|registers|reg2_data[0]~36_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [13] & (\inst6|registers|reg2_data[0]~38_combout ))

	.dataa(\inst6|registers|reg2_data[0]~38_combout ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\inst6|registers|reg2_data[0]~36_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg2_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg2_data[0]~39 .lut_mask = 16'hEE22;
defparam \inst6|registers|reg2_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N17
dffeas \inst11|reg_REG_data2|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg2_data[0]~39_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N4
cycloneiv_lcell_comb \inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_data2|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_data2|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N5
dffeas \inst11|reg_REG_data2|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data2|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data2|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N22
cycloneiv_lcell_comb \inst8|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst8|tsb0|loop0:5:tsb|outp~0_combout  = (\inst15|reg_MEM_to_REG|slave|q_t~q  & ((\DMEM|sram|ram_block|auto_generated|q_a [5]))) # (!\inst15|reg_MEM_to_REG|slave|q_t~q  & (\inst15|reg_ALU_result|loop0:5:dff|slave|q_t~q ))

	.dataa(\inst15|reg_MEM_to_REG|slave|q_t~q ),
	.datab(\inst15|reg_ALU_result|loop0:5:dff|slave|q_t~q ),
	.datac(gnd),
	.datad(\DMEM|sram|ram_block|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'hEE44;
defparam \inst8|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N8
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout  = (\inst6|registers|decode|Equal0~0_combout  & (\inst8|tsb0|loop0:5:tsb|outp~0_combout )) # (!\inst6|registers|decode|Equal0~0_combout  & 
// ((\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q )))

	.dataa(gnd),
	.datab(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datac(\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.datad(\inst6|registers|decode|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 .lut_mask = 16'hCCF0;
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N9
dffeas \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N30
cycloneiv_lcell_comb \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder (
// Equation(s):
// \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout  = \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N31
dffeas \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N16
cycloneiv_lcell_comb \inst6|registers|reg1_data[5]~10 (
// Equation(s):
// \inst6|registers|reg1_data[5]~10_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ) # ((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (((\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q  & !\IMEM|srom|rom_block|auto_generated|q_a [21]))))

	.dataa(\inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[5]~10 .lut_mask = 16'hCCB8;
defparam \inst6|registers|reg1_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N22
cycloneiv_lcell_comb \inst6|registers|reg1_data[5]~11 (
// Equation(s):
// \inst6|registers|reg1_data[5]~11_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[5]~10_combout  & ((\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ))) # (!\inst6|registers|reg1_data[5]~10_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[5]~10_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst6|registers|reg1_data[5]~10_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[5]~11 .lut_mask = 16'hCFA0;
defparam \inst6|registers|reg1_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N0
cycloneiv_lcell_comb \inst6|registers|reg1_data[5]~12 (
// Equation(s):
// \inst6|registers|reg1_data[5]~12_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q )))))

	.dataa(\inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[5]~12 .lut_mask = 16'hEE30;
defparam \inst6|registers|reg1_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N28
cycloneiv_lcell_comb \inst6|registers|reg1_data[5]~13 (
// Equation(s):
// \inst6|registers|reg1_data[5]~13_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[5]~12_combout  & (\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[5]~12_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[5]~12_combout ))))

	.dataa(\inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[5]~12_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[5]~13 .lut_mask = 16'hBBC0;
defparam \inst6|registers|reg1_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y25_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[5]~14 (
// Equation(s):
// \inst6|registers|reg1_data[5]~14_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[5]~11_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[5]~13_combout )))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst6|registers|reg1_data[5]~11_combout ),
	.datad(\inst6|registers|reg1_data[5]~13_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[5]~14 .lut_mask = 16'hF5A0;
defparam \inst6|registers|reg1_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y25_N21
dffeas \inst11|reg_REG_data1|loop0:5:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[5]~14_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:5:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:5:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:5:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N15
dffeas \inst11|reg_REG_data1|loop0:5:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:5:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:5:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:5:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  = \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q  $ (\inst5|ALU_mux|outp[5]~2_combout ))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datab(\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ),
	.datac(gnd),
	.datad(\inst5|ALU_mux|outp[5]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum .lut_mask = 16'h9966;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N26
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3_combout  = (\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q  & ((\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ) # (\inst5|ALU_mux|outp[4]~3_combout  $ 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))) # (!\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q  & (\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  & (\inst5|ALU_mux|outp[4]~3_combout  $ 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))))

	.dataa(\inst5|ALU_mux|outp[4]~3_combout ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3 .lut_mask = 16'hF660;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout  = (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\inst5|ALU_mux|outp[5]~2_combout ))) # 
// (!\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & \inst5|ALU_mux|outp[5]~2_combout ))))

	.dataa(\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU_mux|outp[5]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'h0E08;
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N30
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ) # ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  $ 
// (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3_combout ),
	.datad(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 .lut_mask = 16'hFF28;
defparam \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N22
cycloneiv_lcell_comb \inst5|ALU|WideOr0~0 (
// Equation(s):
// \inst5|ALU|WideOr0~0_combout  = (\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ) # ((\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ) # ((\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ) # (\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout )))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.datab(\inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.datad(\inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \inst5|ALU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N22
cycloneiv_lcell_comb \inst5|ALU|WideOr0~1 (
// Equation(s):
// \inst5|ALU|WideOr0~1_combout  = (\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ) # (\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.datad(\inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|WideOr0~1 .lut_mask = 16'hFFF0;
defparam \inst5|ALU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N18
cycloneiv_lcell_comb \inst5|ALU|WideOr0 (
// Equation(s):
// \inst5|ALU|WideOr0~combout  = (!\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout  & (!\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout  & (!\inst5|ALU|WideOr0~0_combout  & !\inst5|ALU|WideOr0~1_combout )))

	.dataa(\inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.datab(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.datac(\inst5|ALU|WideOr0~0_combout ),
	.datad(\inst5|ALU|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|WideOr0 .lut_mask = 16'h0001;
defparam \inst5|ALU|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N19
dffeas \inst12|reg_ALU_zero|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|WideOr0~combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_zero|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_zero|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_zero|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N27
dffeas \inst12|reg_ALU_zero|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_ALU_zero|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_zero|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_zero|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_zero|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cycloneiv_lcell_comb \inst7|comb~0 (
// Equation(s):
// \inst7|comb~0_combout  = (\inst12|reg_ALU_zero|slave|q_t~q  & \inst12|reg_branch|slave|q_t~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|reg_ALU_zero|slave|q_t~q ),
	.datad(\inst12|reg_branch|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|comb~0 .lut_mask = 16'hF000;
defparam \inst7|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cycloneiv_lcell_comb \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1 (
// Equation(s):
// \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1_combout  = (\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  & ((\inst14|loop0:1:dff|slave|q_t~q ) # ((\inst14|loop0:0:dff|slave|q_t~q  & \inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q )))) # 
// (!\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q  & (\inst14|loop0:0:dff|slave|q_t~q  & (\inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q  & \inst14|loop0:1:dff|slave|q_t~q )))

	.dataa(\inst14|loop0:0:dff|slave|q_t~q ),
	.datab(\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ),
	.datac(\inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q ),
	.datad(\inst14|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1 .lut_mask = 16'hEC80;
defparam \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2_combout  = \inst14|loop0:2:dff|slave|q_t~q  $ (((\inst7|comb~0_combout  & (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1_combout  $ (\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q )))))

	.dataa(\inst7|comb~0_combout ),
	.datab(\inst14|loop0:2:dff|slave|q_t~q ),
	.datac(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1_combout ),
	.datad(\inst12|reg_PC_branch_offset|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2 .lut_mask = 16'hC66C;
defparam \inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \inst15|reg_PC_next|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:2:tsb|outp~2_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N8
cycloneiv_lcell_comb \inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N9
dffeas \inst15|reg_PC_next|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N27
dffeas \inst1|PC_reg|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|reg_PC_next|loop0:2:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N31
dffeas \inst1|PC_reg|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|PC_reg|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N23
dffeas \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N16
cycloneiv_lcell_comb \inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder_combout  = \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N17
dffeas \inst11|reg_PC_jump|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N29
dffeas \inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_jump|loop0:1:dff|slave|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N5
dffeas \inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N14
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0_combout  = \inst14|loop0:1:dff|slave|q_t~q  $ (((\inst7|comb~0_combout  & (\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  $ 
// (\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q )))))

	.dataa(\inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datab(\inst14|loop0:1:dff|slave|q_t~q ),
	.datac(\inst12|reg_PC_branch_offset|loop0:1:dff|slave|q_t~q ),
	.datad(\inst7|comb~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'h96CC;
defparam \inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N15
dffeas \inst15|reg_PC_next|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cycloneiv_lcell_comb \inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \inst15|reg_PC_next|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N2
cycloneiv_lcell_comb \inst1|PC_reg|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:1:dff|master|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:1:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N3
dffeas \inst1|PC_reg|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cycloneiv_lcell_comb \inst1|PC_reg|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:1:dff|slave|q_t~feeder_combout  = \inst1|PC_reg|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N31
dffeas \inst1|PC_reg|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N28
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hF0F0;
defparam \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N29
dffeas \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N7
dffeas \inst11|reg_PC_jump|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N6
cycloneiv_lcell_comb \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout  = \inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_PC_jump|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N7
dffeas \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N1
dffeas \inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cycloneiv_lcell_comb \inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0_combout  = \inst14|loop0:0:dff|slave|q_t~q  $ (((\inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q  & (\inst12|reg_ALU_zero|slave|q_t~q  & \inst12|reg_branch|slave|q_t~q ))))

	.dataa(\inst14|loop0:0:dff|slave|q_t~q ),
	.datab(\inst12|reg_PC_branch_offset|loop0:0:dff|slave|q_t~q ),
	.datac(\inst12|reg_ALU_zero|slave|q_t~q ),
	.datad(\inst12|reg_branch|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'h6AAA;
defparam \inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N23
dffeas \inst15|reg_PC_next|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst7|PC_branch_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cycloneiv_lcell_comb \inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \inst15|reg_PC_next|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_PC_next|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_PC_next|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_PC_next|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N0
cycloneiv_lcell_comb \inst1|PC_reg|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:0:dff|master|q_t~feeder_combout  = \inst15|reg_PC_next|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_PC_next|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N1
dffeas \inst1|PC_reg|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cycloneiv_lcell_comb \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout  = \inst1|PC_reg|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|PC_reg|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \inst1|PC_reg|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|PC_reg|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst1|PC_reg|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N10
cycloneiv_lcell_comb \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder_combout  = \IMEM|srom|rom_block|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N11
dffeas \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N31
dffeas \inst11|reg_PC_jump|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_PC_jump|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_PC_jump|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N28
cycloneiv_lcell_comb \inst5|ALU_Ctrl_asa|ALUControlSignal[1] (
// Equation(s):
// \inst5|ALU_Ctrl_asa|ALUControlSignal [1] = (!\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ) # (!\inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q )

	.dataa(\inst11|reg_PC_jump|loop0:2:dff|slave|q_t~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[1] .lut_mask = 16'h55FF;
defparam \inst5|ALU_Ctrl_asa|ALUControlSignal[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneiv_lcell_comb \inst6|registers|reg1_data[7]~0 (
// Equation(s):
// \inst6|registers|reg1_data[7]~0_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ) # ((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & 
// (((\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q  & !\IMEM|srom|rom_block|auto_generated|q_a [21]))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[7]~0 .lut_mask = 16'hAAD8;
defparam \inst6|registers|reg1_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneiv_lcell_comb \inst6|registers|reg1_data[7]~1 (
// Equation(s):
// \inst6|registers|reg1_data[7]~1_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|reg1_data[7]~0_combout  & ((\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ))) # (!\inst6|registers|reg1_data[7]~0_combout  & 
// (\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & (((\inst6|registers|reg1_data[7]~0_combout ))))

	.dataa(\inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~q ),
	.datab(\inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst6|registers|reg1_data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[7]~1 .lut_mask = 16'hCFA0;
defparam \inst6|registers|reg1_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N16
cycloneiv_lcell_comb \inst6|registers|reg1_data[7]~2 (
// Equation(s):
// \inst6|registers|reg1_data[7]~2_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\IMEM|srom|rom_block|auto_generated|q_a [21])))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\IMEM|srom|rom_block|auto_generated|q_a [21] & 
// (\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q )) # (!\IMEM|srom|rom_block|auto_generated|q_a [21] & ((\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q )))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\IMEM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[7]~2 .lut_mask = 16'hEE50;
defparam \inst6|registers|reg1_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N20
cycloneiv_lcell_comb \inst6|registers|reg1_data[7]~3 (
// Equation(s):
// \inst6|registers|reg1_data[7]~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [22] & ((\inst6|registers|reg1_data[7]~2_combout  & (\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q )) # (!\inst6|registers|reg1_data[7]~2_combout  & 
// ((\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ))))) # (!\IMEM|srom|rom_block|auto_generated|q_a [22] & (((\inst6|registers|reg1_data[7]~2_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t~q ),
	.datac(\inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~q ),
	.datad(\inst6|registers|reg1_data[7]~2_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[7]~3 .lut_mask = 16'hDDA0;
defparam \inst6|registers|reg1_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N26
cycloneiv_lcell_comb \inst6|registers|reg1_data[7]~4 (
// Equation(s):
// \inst6|registers|reg1_data[7]~4_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [23] & (\inst6|registers|reg1_data[7]~1_combout )) # (!\IMEM|srom|rom_block|auto_generated|q_a [23] & ((\inst6|registers|reg1_data[7]~3_combout )))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst6|registers|reg1_data[7]~1_combout ),
	.datad(\inst6|registers|reg1_data[7]~3_combout ),
	.cin(gnd),
	.combout(\inst6|registers|reg1_data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|registers|reg1_data[7]~4 .lut_mask = 16'hF5A0;
defparam \inst6|registers|reg1_data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N27
dffeas \inst11|reg_REG_data1|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|registers|reg1_data[7]~4_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N19
dffeas \inst11|reg_REG_data1|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|reg_REG_data1|loop0:7:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_data1|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_data1|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N14
cycloneiv_lcell_comb \inst5|ALU_mux|outp[7]~0 (
// Equation(s):
// \inst5|ALU_mux|outp[7]~0_combout  = (\inst11|reg_ALU_src|slave|q_t~q  & (\inst11|reg_PC_jump|loop0:7:dff|slave|q_t~q )) # (!\inst11|reg_ALU_src|slave|q_t~q  & ((\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q )))

	.dataa(gnd),
	.datab(\inst11|reg_PC_jump|loop0:7:dff|slave|q_t~q ),
	.datac(\inst11|reg_ALU_src|slave|q_t~q ),
	.datad(\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst5|ALU_mux|outp[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU_mux|outp[7]~0 .lut_mask = 16'hCFC0;
defparam \inst5|ALU_mux|outp[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N6
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout  = (\inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & ((!\inst5|ALU_mux|outp[7]~0_combout ))) # (!\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & 
// ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\inst5|ALU_mux|outp[7]~0_combout ))))) # (!\inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[7]~0_combout  & ((\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # 
// (\inst5|ALU_Ctrl_asa|ALUControlSignal [1]))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datab(\inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q ),
	.datac(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datad(\inst5|ALU_mux|outp[7]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'h3EC8;
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  = (\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q  & (\inst5|ALU_mux|outp[5]~2_combout  $ (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))

	.dataa(gnd),
	.datab(\inst5|ALU_mux|outp[5]~2_combout ),
	.datac(\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ),
	.datad(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out .lut_mask = 16'h30C0;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  & ((\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ) # (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[6]~1_combout )))) # (!\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  & (\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q  & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU_mux|outp[6]~1_combout ))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datac(\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ),
	.datad(\inst5|ALU_mux|outp[6]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 .lut_mask = 16'hD4E8;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ) # ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & 
// (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 .lut_mask = 16'hFF80;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N28
cycloneiv_lcell_comb \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl (
// Equation(s):
// \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout  = (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ) # ((\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & 
// (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout  & \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout )))

	.dataa(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0_combout ),
	.datac(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cin(gnd),
	.combout(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl .lut_mask = 16'hECCC;
defparam \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N14
cycloneiv_lcell_comb \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout  = \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout  $ (((\inst5|ALU_Ctrl_asa|ALUControlSignal [1] & (\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout )))))

	.dataa(\inst5|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.datad(\inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.cin(gnd),
	.combout(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 .lut_mask = 16'hD278;
defparam \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N15
dffeas \inst12|reg_ALU_result|loop0:7:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:7:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:7:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:7:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N0
cycloneiv_lcell_comb \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder_combout  = \inst12|reg_ALU_result|loop0:7:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_ALU_result|loop0:7:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N1
dffeas \inst12|reg_ALU_result|loop0:7:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_ALU_result|loop0:7:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_ALU_result|loop0:7:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N14
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout  = (\output_sel[1]~input_o ) # ((\output_sel[2]~input_o ) # ((\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~q ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\output_sel[0]~input_o ),
	.datad(\inst12|reg_ALU_result|loop0:7:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hFFEF;
defparam \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N26
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~0 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~0_combout  = (!\output_sel[1]~input_o  & (\output_sel[2]~input_o  & !\output_sel[0]~input_o ))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(gnd),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~0 .lut_mask = 16'h0044;
defparam \inst3|loop0:1:mux_i|dec|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N18
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o )))) # (!\output_sel[2]~input_o  & ((\output_sel[1]~input_o ) # ((\inst1|PC_reg|loop0:7:dff|slave|q_t~q ) # (\output_sel[0]~input_o ))))

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[1]~input_o ),
	.datac(\inst1|PC_reg|loop0:7:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h55FE;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N12
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout  & (\inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst8|tsb0|loop0:7:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:7:mux_i|loop0:1:tsb|outp~0_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst8|tsb0|loop0:7:tsb|outp~0_combout ),
	.datad(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hA200;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N22
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~1 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~1_combout  = (\output_sel[1]~input_o  & (!\output_sel[2]~input_o  & \output_sel[0]~input_o ))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(gnd),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~1 .lut_mask = 16'h2200;
defparam \inst3|loop0:1:mux_i|dec|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N2
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~2 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~2_combout  = (\output_sel[1]~input_o  & (\output_sel[2]~input_o  & !\output_sel[0]~input_o ))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(gnd),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~2 .lut_mask = 16'h0088;
defparam \inst3|loop0:1:mux_i|dec|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N24
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [31] & (((\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q )) # (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))) # (!\IMEM|srom|rom_block|auto_generated|q_a [31] & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout  & ((\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datac(\inst11|reg_REG_data2|loop0:7:dff|slave|q_t~q ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hA2F3;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N10
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~3 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~3_combout  = (!\output_sel[2]~input_o  & (\output_sel[1]~input_o  & !\output_sel[0]~input_o ))

	.dataa(\output_sel[2]~input_o ),
	.datab(gnd),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~3 .lut_mask = 16'h0050;
defparam \inst3|loop0:1:mux_i|dec|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N20
cycloneiv_lcell_comb \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~2_combout ),
	.datab(\inst11|reg_REG_data1|loop0:7:dff|slave|q_t~q ),
	.datac(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~3_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:7:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h80A0;
defparam \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N24
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:1:tsb|outp~0_combout  = (\output_sel[1]~input_o ) # ((\output_sel[2]~input_o ) # ((\inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\inst12|reg_ALU_result|loop0:6:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hFEFF;
defparam \inst3|loop0:6:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N28
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o )))) # (!\output_sel[2]~input_o  & ((\output_sel[1]~input_o ) # ((\inst1|PC_reg|loop0:6:dff|slave|q_t~q ) # (\output_sel[0]~input_o ))))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\inst1|PC_reg|loop0:6:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h33FE;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N30
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:6:mux_i|loop0:1:tsb|outp~0_combout  & (\inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout  & ((\inst8|tsb0|loop0:6:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:6:mux_i|loop0:1:tsb|outp~0_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~1_combout ),
	.datad(\inst8|tsb0|loop0:6:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hA020;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N16
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout  = (\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q  & (((\IMEM|srom|rom_block|auto_generated|q_a [30]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))) # (!\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q  & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & ((\IMEM|srom|rom_block|auto_generated|q_a [30]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst11|reg_REG_data2|loop0:6:dff|slave|q_t~q ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [30]),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hB0BB;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N18
cycloneiv_lcell_comb \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~2_combout ),
	.datab(\inst11|reg_REG_data1|loop0:6:dff|slave|q_t~q ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datad(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:6:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h8A00;
defparam \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N22
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o )))) # (!\output_sel[2]~input_o  & ((\output_sel[1]~input_o ) # ((\inst1|PC_reg|loop0:5:dff|slave|q_t~q ) # (\output_sel[0]~input_o ))))

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[1]~input_o ),
	.datac(\inst1|PC_reg|loop0:5:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h55FE;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N16
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:1:tsb|outp~0_combout  = (\output_sel[2]~input_o ) # ((\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~q ) # ((\output_sel[1]~input_o ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[2]~input_o ),
	.datab(\inst12|reg_ALU_result|loop0:5:dff|slave|q_t~q ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hFEFF;
defparam \inst3|loop0:5:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N4
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout  & (\inst3|loop0:5:mux_i|loop0:1:tsb|outp~0_combout  & ((\inst8|tsb0|loop0:5:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst8|tsb0|loop0:5:tsb|outp~0_combout ),
	.datad(\inst3|loop0:5:mux_i|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hA200;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N14
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout  = (\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q  & ((\IMEM|srom|rom_block|auto_generated|q_a [29]) # ((!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))) # (!\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q  & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & ((\IMEM|srom|rom_block|auto_generated|q_a [29]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst11|reg_REG_data2|loop0:5:dff|slave|q_t~q ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [29]),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'h8CAF;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N6
cycloneiv_lcell_comb \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datab(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~2_combout ),
	.datac(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~3_combout ),
	.datad(\inst11|reg_REG_data1|loop0:5:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:5:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'hC040;
defparam \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N26
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o )))) # (!\output_sel[2]~input_o  & ((\inst1|PC_reg|loop0:4:dff|slave|q_t~q ) # ((\output_sel[1]~input_o ) # (\output_sel[0]~input_o ))))

	.dataa(\output_sel[2]~input_o ),
	.datab(\inst1|PC_reg|loop0:4:dff|slave|q_t~q ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h55FE;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N24
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:1:tsb|outp~0_combout  = (\output_sel[2]~input_o ) # ((\output_sel[1]~input_o ) # ((\inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[2]~input_o ),
	.datab(\output_sel[1]~input_o ),
	.datac(\inst12|reg_ALU_result|loop0:4:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hFEFF;
defparam \inst3|loop0:4:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N28
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout  & (\inst3|loop0:4:mux_i|loop0:1:tsb|outp~0_combout  & ((\inst8|tsb0|loop0:4:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst3|loop0:4:mux_i|loop0:1:tsb|outp~0_combout ),
	.datad(\inst8|tsb0|loop0:4:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hA020;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N28
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [28] & ((\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ) # ((!\inst3|loop0:1:mux_i|dec|Equal0~1_combout )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [28] & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout  & ((\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [28]),
	.datab(\inst11|reg_REG_data2|loop0:4:dff|slave|q_t~q ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'h8ACF;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N8
cycloneiv_lcell_comb \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~2_combout ),
	.datab(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~3_combout ),
	.datac(\inst11|reg_REG_data1|loop0:4:dff|slave|q_t~q ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:4:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h8088;
defparam \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N30
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout  = (\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (\inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q  & ((\IMEM|srom|rom_block|auto_generated|q_a [27]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout )))) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & ((\IMEM|srom|rom_block|auto_generated|q_a [27]) # ((!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datab(\IMEM|srom|rom_block|auto_generated|q_a [27]),
	.datac(\inst11|reg_REG_data2|loop0:3:dff|slave|q_t~q ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hC4F5;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N20
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o )))) # (!\output_sel[2]~input_o  & ((\output_sel[1]~input_o ) # ((\inst1|PC_reg|loop0:3:dff|slave|q_t~q ) # (\output_sel[0]~input_o ))))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\inst1|PC_reg|loop0:3:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h33FE;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N4
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:1:tsb|outp~0_combout  = (\output_sel[1]~input_o ) # (((\inst12|reg_ALU_result|loop0:3:dff|slave|q_t~q ) # (\output_sel[2]~input_o )) # (!\output_sel[0]~input_o ))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[0]~input_o ),
	.datac(\inst12|reg_ALU_result|loop0:3:dff|slave|q_t~q ),
	.datad(\output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hFFFB;
defparam \inst3|loop0:3:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N0
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout  & (\inst3|loop0:3:mux_i|loop0:1:tsb|outp~0_combout  & ((\inst8|tsb0|loop0:3:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datac(\inst8|tsb0|loop0:3:tsb|outp~0_combout ),
	.datad(\inst3|loop0:3:mux_i|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'hA200;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N28
cycloneiv_lcell_comb \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout  & (\inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout  & ((\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~3_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datac(\inst11|reg_REG_data1|loop0:3:dff|slave|q_t~q ),
	.datad(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~2_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:3:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'hA200;
defparam \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N14
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout  = (\output_sel[2]~input_o  & (((!\output_sel[0]~input_o )))) # (!\output_sel[2]~input_o  & ((\inst1|PC_reg|loop0:2:dff|slave|q_t~q ) # ((\output_sel[1]~input_o ) # (\output_sel[0]~input_o ))))

	.dataa(\output_sel[2]~input_o ),
	.datab(\inst1|PC_reg|loop0:2:dff|slave|q_t~q ),
	.datac(\output_sel[1]~input_o ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 .lut_mask = 16'h55FE;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N28
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:1:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:1:tsb|outp~0_combout  = (\output_sel[1]~input_o ) # ((\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~q ) # ((\output_sel[2]~input_o ) # (!\output_sel[0]~input_o )))

	.dataa(\output_sel[1]~input_o ),
	.datab(\inst12|reg_ALU_result|loop0:2:dff|slave|q_t~q ),
	.datac(\output_sel[0]~input_o ),
	.datad(\output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:1:tsb|outp~0 .lut_mask = 16'hFFEF;
defparam \inst3|loop0:2:mux_i|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N4
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout  = (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout  & (\inst3|loop0:2:mux_i|loop0:1:tsb|outp~0_combout  & ((\inst8|tsb0|loop0:2:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst8|tsb0|loop0:2:tsb|outp~0_combout ),
	.datab(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~1_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datad(\inst3|loop0:2:mux_i|loop0:1:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 .lut_mask = 16'h8C00;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y26_N26
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout  = (\IMEM|srom|rom_block|auto_generated|q_a [26] & (((\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout )))) # (!\IMEM|srom|rom_block|auto_generated|q_a [26] & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout  & ((\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout ))))

	.dataa(\IMEM|srom|rom_block|auto_generated|q_a [26]),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datad(\inst11|reg_REG_data2|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 .lut_mask = 16'hBB0B;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N20
cycloneiv_lcell_comb \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout  = (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout  & (\inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout  & ((\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst11|reg_REG_data1|loop0:2:dff|slave|q_t~q ),
	.datab(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~2_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datad(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:2:mux_i|loop0:5:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 .lut_mask = 16'h8C00;
defparam \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N30
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout  = (\output_sel[1]~input_o  & (((!\output_sel[0]~input_o )) # (!\output_sel[2]~input_o ))) # (!\output_sel[1]~input_o  & ((\output_sel[2]~input_o ) # ((\output_sel[0]~input_o ) # 
// (\inst1|PC_reg|loop0:1:dff|slave|q_t~q ))))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\output_sel[0]~input_o ),
	.datad(\inst1|PC_reg|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 .lut_mask = 16'h7F7E;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N6
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|dec|Equal0~4 (
// Equation(s):
// \inst3|loop0:1:mux_i|dec|Equal0~4_combout  = (\output_sel[0]~input_o  & (!\output_sel[2]~input_o  & !\output_sel[1]~input_o ))

	.dataa(\output_sel[0]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(gnd),
	.datad(\output_sel[1]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|dec|Equal0~4 .lut_mask = 16'h0022;
defparam \inst3|loop0:1:mux_i|dec|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N18
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout  = (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout  & ((\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\inst12|reg_ALU_result|loop0:1:dff|slave|q_t~q ),
	.datac(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~1_combout ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 .lut_mask = 16'hC0F0;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N8
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout  = (\output_sel[1]~input_o ) # (((\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ) # (!\output_sel[0]~input_o )) # (!\output_sel[2]~input_o ))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\inst11|reg_ALU_op|loop0:1:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 .lut_mask = 16'hFBFF;
defparam \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N10
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout  = (\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q  & (((\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout )))) # (!\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q  & 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & ((\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout ))))

	.dataa(\inst11|reg_REG_data2|loop0:1:dff|slave|q_t~q ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datad(\inst11|reg_REG_data1|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 .lut_mask = 16'hBB0B;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N6
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout  = (\inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout  & (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout  & ((\IMEM|srom|rom_block|auto_generated|q_a [25]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst3|loop0:1:mux_i|loop0:5:tsb|outp~0_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~3_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 .lut_mask = 16'hA200;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N16
cycloneiv_lcell_comb \inst3|loop0:1:mux_i|loop0:7:tsb|outp~5 (
// Equation(s):
// \inst3|loop0:1:mux_i|loop0:7:tsb|outp~5_combout  = (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout  & (\inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout  & ((\inst8|tsb0|loop0:1:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst8|tsb0|loop0:1:tsb|outp~0_combout ),
	.datab(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~2_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datad(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:1:mux_i|loop0:7:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~5 .lut_mask = 16'h8C00;
defparam \inst3|loop0:1:mux_i|loop0:7:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N12
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout  = (\output_sel[1]~input_o  & (((!\output_sel[0]~input_o )) # (!\output_sel[2]~input_o ))) # (!\output_sel[1]~input_o  & ((\output_sel[2]~input_o ) # ((\inst1|PC_reg|loop0:0:dff|slave|q_t~q ) # 
// (\output_sel[0]~input_o ))))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[2]~input_o ),
	.datac(\inst1|PC_reg|loop0:0:dff|slave|q_t~q ),
	.datad(\output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 .lut_mask = 16'h77FE;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N14
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout  = (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout  & ((\inst12|reg_ALU_result|loop0:0:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~1_combout ),
	.datac(\inst12|reg_ALU_result|loop0:0:dff|slave|q_t~q ),
	.datad(\inst3|loop0:1:mux_i|dec|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 .lut_mask = 16'hC0CC;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N10
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout  = (\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q  & ((\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout )))) # 
// (!\inst3|loop0:1:mux_i|dec|Equal0~1_combout  & (((\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q )) # (!\inst3|loop0:1:mux_i|dec|Equal0~3_combout )))

	.dataa(\inst3|loop0:1:mux_i|dec|Equal0~1_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~3_combout ),
	.datac(\inst11|reg_REG_data2|loop0:0:dff|slave|q_t~q ),
	.datad(\inst11|reg_REG_data1|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 .lut_mask = 16'hF531;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N8
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:5:tsb|outp~0 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:5:tsb|outp~0_combout  = (\output_sel[1]~input_o ) # (((\inst11|reg_branch|slave|q_t~q ) # (!\output_sel[2]~input_o )) # (!\output_sel[0]~input_o ))

	.dataa(\output_sel[1]~input_o ),
	.datab(\output_sel[0]~input_o ),
	.datac(\inst11|reg_branch|slave|q_t~q ),
	.datad(\output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:5:tsb|outp~0 .lut_mask = 16'hFBFF;
defparam \inst3|loop0:0:mux_i|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N2
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout  = (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout  & (\inst3|loop0:0:mux_i|loop0:5:tsb|outp~0_combout  & ((\IMEM|srom|rom_block|auto_generated|q_a [24]) # (!\inst3|loop0:1:mux_i|dec|Equal0~2_combout ))))

	.dataa(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~3_combout ),
	.datab(\inst3|loop0:1:mux_i|dec|Equal0~2_combout ),
	.datac(\IMEM|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst3|loop0:0:mux_i|loop0:5:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 .lut_mask = 16'hA200;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N20
cycloneiv_lcell_comb \inst3|loop0:0:mux_i|loop0:7:tsb|outp~5 (
// Equation(s):
// \inst3|loop0:0:mux_i|loop0:7:tsb|outp~5_combout  = (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout  & (\inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout  & ((\inst8|tsb0|loop0:0:tsb|outp~0_combout ) # (!\inst3|loop0:1:mux_i|dec|Equal0~0_combout ))))

	.dataa(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~2_combout ),
	.datab(\inst8|tsb0|loop0:0:tsb|outp~0_combout ),
	.datac(\inst3|loop0:1:mux_i|dec|Equal0~0_combout ),
	.datad(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~4_combout ),
	.cin(gnd),
	.combout(\inst3|loop0:0:mux_i|loop0:7:tsb|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~5 .lut_mask = 16'h8A00;
defparam \inst3|loop0:0:mux_i|loop0:7:tsb|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N5
dffeas \inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|REG_mux|tsb0|loop0:2:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N0
cycloneiv_lcell_comb \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N1
dffeas \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N30
cycloneiv_lcell_comb \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout  = \inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N31
dffeas \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y25_N5
dffeas \inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cycloneiv_lcell_comb \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout  = \inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N25
dffeas \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cycloneiv_lcell_comb \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout  = \inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_REG_write_adr_outp|loop0:2:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N29
dffeas \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_adr_outp|loop0:2:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N3
dffeas \inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|REG_mux|tsb0|loop0:1:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y29_N4
cycloneiv_lcell_comb \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y29_N5
dffeas \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N22
cycloneiv_lcell_comb \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout  = \inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N23
dffeas \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N11
dffeas \inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cycloneiv_lcell_comb \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout  = \inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N3
dffeas \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N8
cycloneiv_lcell_comb \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout  = \inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_REG_write_adr_outp|loop0:1:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N9
dffeas \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_adr_outp|loop0:1:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N25
dffeas \inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst6|REG_mux|tsb0|loop0:0:tsb|outp~0_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N24
cycloneiv_lcell_comb \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout  = \inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y29_N25
dffeas \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cycloneiv_lcell_comb \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout  = \inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N13
dffeas \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cycloneiv_lcell_comb \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout  = \inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N21
dffeas \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
cycloneiv_lcell_comb \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout  = \inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cycloneiv_lcell_comb \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder (
// Equation(s):
// \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout  = \inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|reg_REG_write_adr_outp|loop0:0:dff|master|q_t~q ),
	.cin(gnd),
	.combout(\inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder .lut_mask = 16'hFF00;
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N19
dffeas \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\global_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t .is_wysiwyg = "true";
defparam \inst15|reg_REG_write_adr_outp|loop0:0:dff|slave|q_t .power_up = "low";
// synopsys translate_on

assign REG_write_outp_WB = \REG_write_outp_WB~output_o ;

assign PC_next_WB[7] = \PC_next_WB[7]~output_o ;

assign PC_next_WB[6] = \PC_next_WB[6]~output_o ;

assign PC_next_WB[5] = \PC_next_WB[5]~output_o ;

assign PC_next_WB[4] = \PC_next_WB[4]~output_o ;

assign PC_next_WB[3] = \PC_next_WB[3]~output_o ;

assign PC_next_WB[2] = \PC_next_WB[2]~output_o ;

assign PC_next_WB[1] = \PC_next_WB[1]~output_o ;

assign PC_next_WB[0] = \PC_next_WB[0]~output_o ;

assign PC_inc_ID[7] = \PC_inc_ID[7]~output_o ;

assign PC_inc_ID[6] = \PC_inc_ID[6]~output_o ;

assign PC_inc_ID[5] = \PC_inc_ID[5]~output_o ;

assign PC_inc_ID[4] = \PC_inc_ID[4]~output_o ;

assign PC_inc_ID[3] = \PC_inc_ID[3]~output_o ;

assign PC_inc_ID[2] = \PC_inc_ID[2]~output_o ;

assign PC_inc_ID[1] = \PC_inc_ID[1]~output_o ;

assign PC_inc_ID[0] = \PC_inc_ID[0]~output_o ;

assign PC_inc_EX[7] = \PC_inc_EX[7]~output_o ;

assign PC_inc_EX[6] = \PC_inc_EX[6]~output_o ;

assign PC_inc_EX[5] = \PC_inc_EX[5]~output_o ;

assign PC_inc_EX[4] = \PC_inc_EX[4]~output_o ;

assign PC_inc_EX[3] = \PC_inc_EX[3]~output_o ;

assign PC_inc_EX[2] = \PC_inc_EX[2]~output_o ;

assign PC_inc_EX[1] = \PC_inc_EX[1]~output_o ;

assign PC_inc_EX[0] = \PC_inc_EX[0]~output_o ;

assign PC_inc_MEM[7] = \PC_inc_MEM[7]~output_o ;

assign PC_inc_MEM[6] = \PC_inc_MEM[6]~output_o ;

assign PC_inc_MEM[5] = \PC_inc_MEM[5]~output_o ;

assign PC_inc_MEM[4] = \PC_inc_MEM[4]~output_o ;

assign PC_inc_MEM[3] = \PC_inc_MEM[3]~output_o ;

assign PC_inc_MEM[2] = \PC_inc_MEM[2]~output_o ;

assign PC_inc_MEM[1] = \PC_inc_MEM[1]~output_o ;

assign PC_inc_MEM[0] = \PC_inc_MEM[0]~output_o ;

assign IMEM_out[31] = \IMEM_out[31]~output_o ;

assign IMEM_out[30] = \IMEM_out[30]~output_o ;

assign IMEM_out[29] = \IMEM_out[29]~output_o ;

assign IMEM_out[28] = \IMEM_out[28]~output_o ;

assign IMEM_out[27] = \IMEM_out[27]~output_o ;

assign IMEM_out[26] = \IMEM_out[26]~output_o ;

assign IMEM_out[25] = \IMEM_out[25]~output_o ;

assign IMEM_out[24] = \IMEM_out[24]~output_o ;

assign IMEM_out[23] = \IMEM_out[23]~output_o ;

assign IMEM_out[22] = \IMEM_out[22]~output_o ;

assign IMEM_out[21] = \IMEM_out[21]~output_o ;

assign IMEM_out[20] = \IMEM_out[20]~output_o ;

assign IMEM_out[19] = \IMEM_out[19]~output_o ;

assign IMEM_out[18] = \IMEM_out[18]~output_o ;

assign IMEM_out[17] = \IMEM_out[17]~output_o ;

assign IMEM_out[16] = \IMEM_out[16]~output_o ;

assign IMEM_out[15] = \IMEM_out[15]~output_o ;

assign IMEM_out[14] = \IMEM_out[14]~output_o ;

assign IMEM_out[13] = \IMEM_out[13]~output_o ;

assign IMEM_out[12] = \IMEM_out[12]~output_o ;

assign IMEM_out[11] = \IMEM_out[11]~output_o ;

assign IMEM_out[10] = \IMEM_out[10]~output_o ;

assign IMEM_out[9] = \IMEM_out[9]~output_o ;

assign IMEM_out[8] = \IMEM_out[8]~output_o ;

assign IMEM_out[7] = \IMEM_out[7]~output_o ;

assign IMEM_out[6] = \IMEM_out[6]~output_o ;

assign IMEM_out[5] = \IMEM_out[5]~output_o ;

assign IMEM_out[4] = \IMEM_out[4]~output_o ;

assign IMEM_out[3] = \IMEM_out[3]~output_o ;

assign IMEM_out[2] = \IMEM_out[2]~output_o ;

assign IMEM_out[1] = \IMEM_out[1]~output_o ;

assign IMEM_out[0] = \IMEM_out[0]~output_o ;

assign output_sys[7] = \output_sys[7]~output_o ;

assign output_sys[6] = \output_sys[6]~output_o ;

assign output_sys[5] = \output_sys[5]~output_o ;

assign output_sys[4] = \output_sys[4]~output_o ;

assign output_sys[3] = \output_sys[3]~output_o ;

assign output_sys[2] = \output_sys[2]~output_o ;

assign output_sys[1] = \output_sys[1]~output_o ;

assign output_sys[0] = \output_sys[0]~output_o ;

assign REG_write_adr_WB[2] = \REG_write_adr_WB[2]~output_o ;

assign REG_write_adr_WB[1] = \REG_write_adr_WB[1]~output_o ;

assign REG_write_adr_WB[0] = \REG_write_adr_WB[0]~output_o ;

endmodule
