irq_set_chip_and_handler	,	F_9
write_c0_status	,	F_7
asic_read	,	F_3
enable_bit	,	V_3
handle_level_irq	,	V_30
mask_asic_irq	,	F_5
read_c0_status	,	F_8
BUG	,	F_4
int_level_0_0	,	V_26
NR_IRQS	,	V_28
int_level_1_0	,	V_22
int_level_0_1	,	V_25
ien_int_2	,	V_7
int_level_2_0	,	V_18
int_level_1_1	,	V_21
int_level_0_2	,	V_24
ien_int_1	,	V_6
int_level_3_0	,	V_14
int_level_2_1	,	V_17
int_level_1_2	,	V_20
int_level_0_3	,	V_23
disable_mask	,	V_9
int_level_3_1	,	V_13
int_level_2_2	,	V_16
int_level_1_3	,	V_19
ien_int_3	,	V_8
int_level_3_2	,	V_12
int_level_2_3	,	V_15
int_level_3_3	,	V_11
ien_int_0	,	V_5
unmask_asic_irq	,	F_1
d	,	V_2
int_int_scan	,	V_27
irq	,	V_4
i	,	V_10
asic_irq_init	,	F_6
asic_write	,	F_2
__init	,	T_1
asic_irq_chip	,	V_29
irq_data	,	V_1
