AES_SAMPLE_WIDTH,VAR_0
DIV_ROUND_CLOSEST,FUNC_0
EINVAL,VAR_1
MAX_CHANNELS,VAR_2
XSPDIF_CLOCK_CONFIG_BITS_MASK,VAR_3
XSPDIF_CLOCK_CONFIG_BITS_SHIFT,VAR_4
XSPDIF_CONTROL_REG,VAR_5
dev_get_drvdata,FUNC_1
params_rate,FUNC_2
readl,FUNC_3
writel,FUNC_4
xlnx_spdif_hw_params,FUNC_5
substream,VAR_6
params,VAR_7
dai,VAR_8
val,VAR_9
clk_div,VAR_10
clk_cfg,VAR_11
ctx,VAR_12
