#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 11 16:03:43 2022
# Process ID: 29800
# Current directory: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25644 C:\Users\lab419_oh\Desktop\git\FPGA_Tutorial\ch4_ps\ch4_ps.xpr
# Log file: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/vivado.log
# Journal file: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 760.234 ; gain = 162.695
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.srcs/sources_1/bd/system/synth/system.hwdef
[Mon Jul 11 16:05:50 2022] Launched system_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.runs/system_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.runs/synth_1/runme.log
[Mon Jul 11 16:05:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 936.457 ; gain = 134.016
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210249AE991E]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Digilent/210249AE991E]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249AE991E
set_property PROGRAM.FILE {C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
close_hw
file mkdir C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.sdk
file copy -force C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.runs/impl_1/system_wrapper.sysdef C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.sdk -hwspec C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.sdk -hwspec C:/Users/lab419_oh/Desktop/git/FPGA_Tutorial/ch4_ps/ch4_ps.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 16:14:30 2022...
