# Synopsys Constraint Checker(syntax only), version map201503actrcp1, Build 002R, built Jul  1 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Tue Feb 21 13:45:08 2017


##### DESIGN INFO #######################################################

Top View:                "m2s010_som"
Constraint File(s):      "C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                                 Requested     Requested     Clock        Clock               
Clock                                                                 Frequency     Period        Type         Group               
-----------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  167.0 MHz     5.988         inferred     Inferred_clkgroup_3 
System                                                                167.0 MHz     5.988         system       system_clkgroup     
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       1000.000      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                                    1.0 MHz       1000.000      declared     identify_jtag_group1
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                167.0 MHz     5.988         inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                167.0 MHz     5.988         inferred     Inferred_clkgroup_2 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       167.0 MHz     5.988         inferred     Inferred_clkgroup_0 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     167.0 MHz     5.988         inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     167.0 MHz     5.988         inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             167.0 MHz     5.988         inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             167.0 MHz     5.988         inferred     Inferred_clkgroup_5 
===================================================================================================================================
