
../repos/vis/vis-menu:     file format elf32-littlearm


Disassembly of section .init:

000109f0 <.init>:
   109f0:	push	{r3, lr}
   109f4:	bl	10bf0 <tcgetattr@plt+0x48>
   109f8:	pop	{r3, pc}

Disassembly of section .plt:

000109fc <calloc@plt-0x14>:
   109fc:	push	{lr}		; (str lr, [sp, #-4]!)
   10a00:	ldr	lr, [pc, #4]	; 10a0c <calloc@plt-0x4>
   10a04:	add	lr, pc, lr
   10a08:	ldr	pc, [lr, #8]!
   10a0c:	andeq	r2, r1, r8, asr r5

00010a10 <calloc@plt>:
   10a10:	add	ip, pc, #0, 12
   10a14:	add	ip, ip, #73728	; 0x12000
   10a18:	ldr	pc, [ip, #1368]!	; 0x558

00010a1c <strcmp@plt>:
   10a1c:	add	ip, pc, #0, 12
   10a20:	add	ip, ip, #73728	; 0x12000
   10a24:	ldr	pc, [ip, #1360]!	; 0x550

00010a28 <read@plt>:
   10a28:	add	ip, pc, #0, 12
   10a2c:	add	ip, ip, #73728	; 0x12000
   10a30:	ldr	pc, [ip, #1352]!	; 0x548

00010a34 <fflush@plt>:
   10a34:	add	ip, pc, #0, 12
   10a38:	add	ip, ip, #73728	; 0x12000
   10a3c:	ldr	pc, [ip, #1344]!	; 0x540

00010a40 <memmove@plt>:
   10a40:	add	ip, pc, #0, 12
   10a44:	add	ip, ip, #73728	; 0x12000
   10a48:	ldr	pc, [ip, #1336]!	; 0x538

00010a4c <free@plt>:
   10a4c:	add	ip, pc, #0, 12
   10a50:	add	ip, ip, #73728	; 0x12000
   10a54:	ldr	pc, [ip, #1328]!	; 0x530

00010a58 <fgets@plt>:
   10a58:	add	ip, pc, #0, 12
   10a5c:	add	ip, ip, #73728	; 0x12000
   10a60:	ldr	pc, [ip, #1320]!	; 0x528

00010a64 <memcpy@plt>:
   10a64:	add	ip, pc, #0, 12
   10a68:	add	ip, ip, #73728	; 0x12000
   10a6c:	ldr	pc, [ip, #1312]!	; 0x520

00010a70 <strdup@plt>:
   10a70:	add	ip, pc, #0, 12
   10a74:	add	ip, ip, #73728	; 0x12000
   10a78:	ldr	pc, [ip, #1304]!	; 0x518

00010a7c <__stack_chk_fail@plt>:
   10a7c:	add	ip, pc, #0, 12
   10a80:	add	ip, ip, #73728	; 0x12000
   10a84:	ldr	pc, [ip, #1296]!	; 0x510

00010a88 <realloc@plt>:
   10a88:	add	ip, pc, #0, 12
   10a8c:	add	ip, ip, #73728	; 0x12000
   10a90:	ldr	pc, [ip, #1288]!	; 0x508

00010a94 <fwrite@plt>:
   10a94:	add	ip, pc, #0, 12
   10a98:	add	ip, ip, #73728	; 0x12000
   10a9c:	ldr	pc, [ip, #1280]!	; 0x500

00010aa0 <ioctl@plt>:
   10aa0:	add	ip, pc, #0, 12
   10aa4:	add	ip, ip, #73728	; 0x12000
   10aa8:	ldr	pc, [ip, #1272]!	; 0x4f8

00010aac <tcsetattr@plt>:
   10aac:	add	ip, pc, #0, 12
   10ab0:	add	ip, ip, #73728	; 0x12000
   10ab4:	ldr	pc, [ip, #1264]!	; 0x4f0

00010ab8 <__strcpy_chk@plt>:
   10ab8:	add	ip, pc, #0, 12
   10abc:	add	ip, ip, #73728	; 0x12000
   10ac0:	ldr	pc, [ip, #1256]!	; 0x4e8

00010ac4 <puts@plt>:
   10ac4:	add	ip, pc, #0, 12
   10ac8:	add	ip, ip, #73728	; 0x12000
   10acc:	ldr	pc, [ip, #1248]!	; 0x4e0

00010ad0 <__libc_start_main@plt>:
   10ad0:	add	ip, pc, #0, 12
   10ad4:	add	ip, ip, #73728	; 0x12000
   10ad8:	ldr	pc, [ip, #1240]!	; 0x4d8

00010adc <__gmon_start__@plt>:
   10adc:	add	ip, pc, #0, 12
   10ae0:	add	ip, ip, #73728	; 0x12000
   10ae4:	ldr	pc, [ip, #1232]!	; 0x4d0

00010ae8 <open@plt>:
   10ae8:	add	ip, pc, #0, 12
   10aec:	add	ip, ip, #73728	; 0x12000
   10af0:	ldr	pc, [ip, #1224]!	; 0x4c8

00010af4 <__ctype_b_loc@plt>:
   10af4:	add	ip, pc, #0, 12
   10af8:	add	ip, ip, #73728	; 0x12000
   10afc:	ldr	pc, [ip, #1216]!	; 0x4c0

00010b00 <exit@plt>:
   10b00:	add	ip, pc, #0, 12
   10b04:	add	ip, ip, #73728	; 0x12000
   10b08:	ldr	pc, [ip, #1208]!	; 0x4b8

00010b0c <strtoul@plt>:
   10b0c:	add	ip, pc, #0, 12
   10b10:	add	ip, ip, #73728	; 0x12000
   10b14:	ldr	pc, [ip, #1200]!	; 0x4b0

00010b18 <strlen@plt>:
   10b18:	add	ip, pc, #0, 12
   10b1c:	add	ip, ip, #73728	; 0x12000
   10b20:	ldr	pc, [ip, #1192]!	; 0x4a8

00010b24 <strchr@plt>:
   10b24:	add	ip, pc, #0, 12
   10b28:	add	ip, ip, #73728	; 0x12000
   10b2c:	ldr	pc, [ip, #1184]!	; 0x4a0

00010b30 <__errno_location@plt>:
   10b30:	add	ip, pc, #0, 12
   10b34:	add	ip, ip, #73728	; 0x12000
   10b38:	ldr	pc, [ip, #1176]!	; 0x498

00010b3c <strncasecmp@plt>:
   10b3c:	add	ip, pc, #0, 12
   10b40:	add	ip, ip, #73728	; 0x12000
   10b44:	ldr	pc, [ip, #1168]!	; 0x490

00010b48 <memset@plt>:
   10b48:	add	ip, pc, #0, 12
   10b4c:	add	ip, ip, #73728	; 0x12000
   10b50:	ldr	pc, [ip, #1160]!	; 0x488

00010b54 <strncpy@plt>:
   10b54:	add	ip, pc, #0, 12
   10b58:	add	ip, ip, #73728	; 0x12000
   10b5c:	ldr	pc, [ip, #1152]!	; 0x480

00010b60 <__fprintf_chk@plt>:
   10b60:	add	ip, pc, #0, 12
   10b64:	add	ip, ip, #73728	; 0x12000
   10b68:	ldr	pc, [ip, #1144]!	; 0x478

00010b6c <strtok@plt>:
   10b6c:	add	ip, pc, #0, 12
   10b70:	add	ip, ip, #73728	; 0x12000
   10b74:	ldr	pc, [ip, #1136]!	; 0x470

00010b78 <freopen@plt>:
   10b78:	add	ip, pc, #0, 12
   10b7c:	add	ip, ip, #73728	; 0x12000
   10b80:	ldr	pc, [ip, #1128]!	; 0x468

00010b84 <strncmp@plt>:
   10b84:	add	ip, pc, #0, 12
   10b88:	add	ip, ip, #73728	; 0x12000
   10b8c:	ldr	pc, [ip, #1120]!	; 0x460

00010b90 <abort@plt>:
   10b90:	add	ip, pc, #0, 12
   10b94:	add	ip, ip, #73728	; 0x12000
   10b98:	ldr	pc, [ip, #1112]!	; 0x458

00010b9c <close@plt>:
   10b9c:	add	ip, pc, #0, 12
   10ba0:	add	ip, ip, #73728	; 0x12000
   10ba4:	ldr	pc, [ip, #1104]!	; 0x450

00010ba8 <tcgetattr@plt>:
   10ba8:	add	ip, pc, #0, 12
   10bac:	add	ip, ip, #73728	; 0x12000
   10bb0:	ldr	pc, [ip, #1096]!	; 0x448

Disassembly of section .text:

00010bb4 <.text>:
   10bb4:	mov	fp, #0
   10bb8:	mov	lr, #0
   10bbc:	pop	{r1}		; (ldr r1, [sp], #4)
   10bc0:	mov	r2, sp
   10bc4:	push	{r2}		; (str r2, [sp, #-4]!)
   10bc8:	push	{r0}		; (str r0, [sp, #-4]!)
   10bcc:	ldr	ip, [pc, #16]	; 10be4 <tcgetattr@plt+0x3c>
   10bd0:	push	{ip}		; (str ip, [sp, #-4]!)
   10bd4:	ldr	r0, [pc, #12]	; 10be8 <tcgetattr@plt+0x40>
   10bd8:	ldr	r3, [pc, #12]	; 10bec <tcgetattr@plt+0x44>
   10bdc:	bl	10ad0 <__libc_start_main@plt>
   10be0:	bl	10b90 <abort@plt>
   10be4:	muleq	r1, r0, sl
   10be8:	andeq	r0, r1, r4, lsr #25
   10bec:	andeq	r2, r1, r0, lsr sl
   10bf0:	ldr	r3, [pc, #20]	; 10c0c <tcgetattr@plt+0x64>
   10bf4:	ldr	r2, [pc, #20]	; 10c10 <tcgetattr@plt+0x68>
   10bf8:	add	r3, pc, r3
   10bfc:	ldr	r2, [r3, r2]
   10c00:	cmp	r2, #0
   10c04:	bxeq	lr
   10c08:	b	10adc <__gmon_start__@plt>
   10c0c:	andeq	r2, r1, r4, ror #6
   10c10:	muleq	r0, r8, r0
   10c14:	ldr	r0, [pc, #24]	; 10c34 <tcgetattr@plt+0x8c>
   10c18:	ldr	r3, [pc, #24]	; 10c38 <tcgetattr@plt+0x90>
   10c1c:	cmp	r3, r0
   10c20:	bxeq	lr
   10c24:	ldr	r3, [pc, #16]	; 10c3c <tcgetattr@plt+0x94>
   10c28:	cmp	r3, #0
   10c2c:	bxeq	lr
   10c30:	bx	r3
   10c34:	andeq	r3, r2, r4
   10c38:	andeq	r3, r2, r4
   10c3c:	andeq	r0, r0, r0
   10c40:	ldr	r0, [pc, #36]	; 10c6c <tcgetattr@plt+0xc4>
   10c44:	ldr	r1, [pc, #36]	; 10c70 <tcgetattr@plt+0xc8>
   10c48:	sub	r1, r1, r0
   10c4c:	asr	r1, r1, #2
   10c50:	add	r1, r1, r1, lsr #31
   10c54:	asrs	r1, r1, #1
   10c58:	bxeq	lr
   10c5c:	ldr	r3, [pc, #16]	; 10c74 <tcgetattr@plt+0xcc>
   10c60:	cmp	r3, #0
   10c64:	bxeq	lr
   10c68:	bx	r3
   10c6c:	andeq	r3, r2, r4
   10c70:	andeq	r3, r2, r4
   10c74:	andeq	r0, r0, r0
   10c78:	push	{r4, lr}
   10c7c:	ldr	r4, [pc, #24]	; 10c9c <tcgetattr@plt+0xf4>
   10c80:	ldrb	r3, [r4]
   10c84:	cmp	r3, #0
   10c88:	popne	{r4, pc}
   10c8c:	bl	10c14 <tcgetattr@plt+0x6c>
   10c90:	mov	r3, #1
   10c94:	strb	r3, [r4]
   10c98:	pop	{r4, pc}
   10c9c:	andeq	r3, r2, r4, lsl r0
   10ca0:	b	10c40 <tcgetattr@plt+0x98>
   10ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ca8:	add	fp, sp, #28
   10cac:	sub	sp, sp, #4
   10cb0:	mov	r6, r0
   10cb4:	movw	r0, #11864	; 0x2e58
   10cb8:	movt	r0, #2
   10cbc:	ldr	r0, [r0]
   10cc0:	str	r0, [sp]
   10cc4:	cmp	r6, #2
   10cc8:	blt	10e80 <tcgetattr@plt+0x2d8>
   10ccc:	mov	r5, r1
   10cd0:	mov	r9, #1
   10cd4:	movw	r7, #10908	; 0x2a9c
   10cd8:	movt	r7, #1
   10cdc:	movw	r4, #10929	; 0x2ab1
   10ce0:	movt	r4, #1
   10ce4:	mov	r8, #1
   10ce8:	b	10d24 <tcgetattr@plt+0x17c>
   10cec:	ldr	r0, [r5, r8, lsl #2]
   10cf0:	movw	r1, #20512	; 0x5020
   10cf4:	movt	r1, #2
   10cf8:	str	r0, [r1]
   10cfc:	cmp	r0, #0
   10d00:	beq	10e74 <tcgetattr@plt+0x2cc>
   10d04:	ldrb	r0, [r0]
   10d08:	cmp	r0, #0
   10d0c:	bne	10e74 <tcgetattr@plt+0x2cc>
   10d10:	movw	r0, #20512	; 0x5020
   10d14:	movt	r0, #2
   10d18:	mov	r1, #0
   10d1c:	str	r1, [r0]
   10d20:	b	10e74 <tcgetattr@plt+0x2cc>
   10d24:	ldr	sl, [r5, r8, lsl #2]
   10d28:	mov	r0, sl
   10d2c:	mov	r1, r7
   10d30:	bl	10a1c <strcmp@plt>
   10d34:	cmp	r0, #0
   10d38:	beq	10eb8 <tcgetattr@plt+0x310>
   10d3c:	mov	r0, sl
   10d40:	mov	r1, r4
   10d44:	bl	10a1c <strcmp@plt>
   10d48:	cmp	r0, #0
   10d4c:	beq	10e08 <tcgetattr@plt+0x260>
   10d50:	mov	r0, sl
   10d54:	movw	r1, #10932	; 0x2ab4
   10d58:	movt	r1, #1
   10d5c:	bl	10a1c <strcmp@plt>
   10d60:	cmp	r0, #0
   10d64:	beq	10e20 <tcgetattr@plt+0x278>
   10d68:	mov	r0, sl
   10d6c:	movw	r1, #10935	; 0x2ab7
   10d70:	movt	r1, #1
   10d74:	bl	10a1c <strcmp@plt>
   10d78:	cmp	r0, #0
   10d7c:	beq	10e30 <tcgetattr@plt+0x288>
   10d80:	ldrb	r0, [sl]
   10d84:	cmp	r0, #45	; 0x2d
   10d88:	bne	10e44 <tcgetattr@plt+0x29c>
   10d8c:	add	r8, r8, #1
   10d90:	cmp	r8, r6
   10d94:	beq	10ecc <tcgetattr@plt+0x324>
   10d98:	mov	r0, sl
   10d9c:	movw	r1, #10938	; 0x2aba
   10da0:	movt	r1, #1
   10da4:	bl	10a1c <strcmp@plt>
   10da8:	cmp	r0, #0
   10dac:	beq	10cec <tcgetattr@plt+0x144>
   10db0:	mov	r0, sl
   10db4:	movw	r1, #10941	; 0x2abd
   10db8:	movt	r1, #1
   10dbc:	bl	10a1c <strcmp@plt>
   10dc0:	cmp	r0, #0
   10dc4:	bne	10ecc <tcgetattr@plt+0x324>
   10dc8:	bl	10b30 <__errno_location@plt>
   10dcc:	mov	r9, r0
   10dd0:	mov	r0, #0
   10dd4:	str	r0, [r9]
   10dd8:	ldr	r0, [r5, r8, lsl #2]
   10ddc:	mov	r1, #0
   10de0:	mov	r2, #10
   10de4:	bl	10b0c <strtoul@plt>
   10de8:	movw	r1, #20516	; 0x5024
   10dec:	movt	r1, #2
   10df0:	str	r0, [r1]
   10df4:	ldr	r0, [r9]
   10df8:	cmp	r0, #0
   10dfc:	mov	r9, #1
   10e00:	beq	10e74 <tcgetattr@plt+0x2cc>
   10e04:	b	10ecc <tcgetattr@plt+0x324>
   10e08:	movw	r0, #12288	; 0x3000
   10e0c:	movt	r0, #2
   10e10:	movw	r1, #2876	; 0xb3c
   10e14:	movt	r1, #1
   10e18:	str	r1, [r0]
   10e1c:	b	10e74 <tcgetattr@plt+0x2cc>
   10e20:	movw	r0, #12312	; 0x3018
   10e24:	movt	r0, #2
   10e28:	str	r9, [r0]
   10e2c:	b	10e74 <tcgetattr@plt+0x2cc>
   10e30:	movw	r0, #12312	; 0x3018
   10e34:	movt	r0, #2
   10e38:	mvn	r1, #0
   10e3c:	str	r1, [r0]
   10e40:	b	10e74 <tcgetattr@plt+0x2cc>
   10e44:	movw	r9, #12316	; 0x301c
   10e48:	movt	r9, #2
   10e4c:	mov	r0, r9
   10e50:	mov	r1, sl
   10e54:	movw	r2, #8191	; 0x1fff
   10e58:	bl	10b54 <strncpy@plt>
   10e5c:	mov	r0, r9
   10e60:	mov	r9, #1
   10e64:	bl	10b18 <strlen@plt>
   10e68:	movw	r1, #20508	; 0x501c
   10e6c:	movt	r1, #2
   10e70:	str	r0, [r1]
   10e74:	add	r8, r8, #1
   10e78:	cmp	r8, r6
   10e7c:	blt	10d24 <tcgetattr@plt+0x17c>
   10e80:	bl	11ad0 <tcgetattr@plt+0xf28>
   10e84:	bl	10f00 <tcgetattr@plt+0x358>
   10e88:	bl	11178 <tcgetattr@plt+0x5d0>
   10e8c:	mov	r4, r0
   10e90:	bl	129a8 <tcgetattr@plt+0x1e00>
   10e94:	movw	r0, #11864	; 0x2e58
   10e98:	movt	r0, #2
   10e9c:	ldr	r0, [r0]
   10ea0:	ldr	r1, [sp]
   10ea4:	subs	r0, r0, r1
   10ea8:	moveq	r0, r4
   10eac:	subeq	sp, fp, #28
   10eb0:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10eb4:	bl	10a7c <__stack_chk_fail@plt>
   10eb8:	movw	r0, #10911	; 0x2a9f
   10ebc:	movt	r0, #1
   10ec0:	bl	10ac4 <puts@plt>
   10ec4:	mov	r0, #0
   10ec8:	bl	10b00 <exit@plt>
   10ecc:	bl	10ed0 <tcgetattr@plt+0x328>
   10ed0:	push	{fp, lr}
   10ed4:	mov	fp, sp
   10ed8:	movw	r0, #12296	; 0x3008
   10edc:	movt	r0, #2
   10ee0:	ldr	r3, [r0]
   10ee4:	movw	r0, #10944	; 0x2ac0
   10ee8:	movt	r0, #1
   10eec:	mov	r1, #72	; 0x48
   10ef0:	mov	r2, #1
   10ef4:	bl	10a94 <fwrite@plt>
   10ef8:	mov	r0, #2
   10efc:	bl	10b00 <exit@plt>
   10f00:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   10f04:	add	fp, sp, #24
   10f08:	sub	sp, sp, #16
   10f0c:	movw	r6, #11864	; 0x2e58
   10f10:	movt	r6, #2
   10f14:	ldr	r0, [r6]
   10f18:	str	r0, [sp, #12]
   10f1c:	movw	r0, #12304	; 0x3010
   10f20:	movt	r0, #2
   10f24:	ldr	r2, [r0]
   10f28:	movw	r0, #11050	; 0x2b2a
   10f2c:	movt	r0, #1
   10f30:	movw	r1, #11059	; 0x2b33
   10f34:	movt	r1, #1
   10f38:	bl	10b78 <freopen@plt>
   10f3c:	cmp	r0, #0
   10f40:	beq	11160 <tcgetattr@plt+0x5b8>
   10f44:	movw	r0, #12296	; 0x3008
   10f48:	movt	r0, #2
   10f4c:	ldr	r2, [r0]
   10f50:	movw	r0, #11050	; 0x2b2a
   10f54:	movt	r0, #1
   10f58:	movw	r1, #11088	; 0x2b50
   10f5c:	movt	r1, #1
   10f60:	bl	10b78 <freopen@plt>
   10f64:	cmp	r0, #0
   10f68:	beq	1116c <tcgetattr@plt+0x5c4>
   10f6c:	movw	r0, #11050	; 0x2b2a
   10f70:	movt	r0, #1
   10f74:	mov	r1, #2
   10f78:	bl	10ae8 <open@plt>
   10f7c:	cmn	r0, #1
   10f80:	beq	10fcc <tcgetattr@plt+0x424>
   10f84:	mov	r4, r0
   10f88:	add	r2, sp, #4
   10f8c:	movw	r1, #21523	; 0x5413
   10f90:	bl	10aa0 <ioctl@plt>
   10f94:	mov	r5, r0
   10f98:	mov	r0, r4
   10f9c:	bl	10b9c <close@plt>
   10fa0:	cmn	r5, #1
   10fa4:	ble	10fec <tcgetattr@plt+0x444>
   10fa8:	ldrh	r0, [sp, #6]
   10fac:	movw	r1, #20592	; 0x5070
   10fb0:	movt	r1, #2
   10fb4:	str	r0, [r1]
   10fb8:	ldrh	r0, [sp, #4]
   10fbc:	movw	r1, #20588	; 0x506c
   10fc0:	movt	r1, #2
   10fc4:	str	r0, [r1]
   10fc8:	b	1100c <tcgetattr@plt+0x464>
   10fcc:	movw	r0, #20592	; 0x5070
   10fd0:	movt	r0, #2
   10fd4:	mov	r1, #80	; 0x50
   10fd8:	str	r1, [r0]
   10fdc:	movw	r0, #20588	; 0x506c
   10fe0:	movt	r0, #2
   10fe4:	mov	r1, #24
   10fe8:	b	11008 <tcgetattr@plt+0x460>
   10fec:	movw	r0, #20588	; 0x506c
   10ff0:	movt	r0, #2
   10ff4:	mov	r1, #24
   10ff8:	str	r1, [r0]
   10ffc:	movw	r0, #20592	; 0x5070
   11000:	movt	r0, #2
   11004:	mov	r1, #80	; 0x50
   11008:	str	r1, [r0]
   1100c:	mov	r4, #0
   11010:	movw	r5, #20528	; 0x5030
   11014:	movt	r5, #2
   11018:	mov	r0, #0
   1101c:	mov	r1, r5
   11020:	bl	10ba8 <tcgetattr@plt>
   11024:	add	r0, r5, #16
   11028:	movw	r2, #20600	; 0x5078
   1102c:	movt	r2, #2
   11030:	vld1.64	{d16-d17}, [r0]
   11034:	add	r0, r2, #16
   11038:	add	r1, r5, #32
   1103c:	mov	r3, #44	; 0x2c
   11040:	vld1.64	{d18-d19}, [r5], r3
   11044:	vld1.64	{d20-d21}, [r1]
   11048:	vst1.64	{d16-d17}, [r0]
   1104c:	add	r0, r2, #32
   11050:	vld1.32	{d16-d17}, [r5]
   11054:	vst1.64	{d20-d21}, [r0]
   11058:	mov	r0, #23
   1105c:	mov	r1, r2
   11060:	vst1.64	{d18-d19}, [r1], r0
   11064:	mov	r0, #1
   11068:	strb	r0, [r1]
   1106c:	add	r0, r2, #44	; 0x2c
   11070:	vst1.32	{d16-d17}, [r0]
   11074:	ldr	r0, [r2]
   11078:	ldrd	r8, [r2, #8]
   1107c:	movw	r1, #32692	; 0x7fb4
   11080:	movt	r1, #65535	; 0xffff
   11084:	and	r1, r9, r1
   11088:	movw	r3, #64021	; 0xfa15
   1108c:	movt	r3, #65535	; 0xffff
   11090:	and	r0, r0, r3
   11094:	str	r0, [r2]
   11098:	bic	r0, r8, #304	; 0x130
   1109c:	orr	r0, r0, #48	; 0x30
   110a0:	strd	r0, [r2, #8]
   110a4:	mov	r0, #0
   110a8:	mov	r1, #0
   110ac:	bl	10aac <tcsetattr@plt>
   110b0:	movw	r0, #20516	; 0x5024
   110b4:	movt	r0, #2
   110b8:	ldr	r1, [r0]
   110bc:	movw	r2, #20588	; 0x506c
   110c0:	movt	r2, #2
   110c4:	ldr	r2, [r2]
   110c8:	cmp	r1, r2
   110cc:	movcc	r2, r1
   110d0:	str	r2, [r0]
   110d4:	movw	r0, #20512	; 0x5020
   110d8:	movt	r0, #2
   110dc:	ldr	r0, [r0]
   110e0:	cmp	r0, #0
   110e4:	beq	110f0 <tcgetattr@plt+0x548>
   110e8:	bl	11ca0 <tcgetattr@plt+0x10f8>
   110ec:	mov	r4, r0
   110f0:	movw	r0, #20660	; 0x50b4
   110f4:	movt	r0, #2
   110f8:	str	r4, [r0]
   110fc:	movw	r0, #20592	; 0x5070
   11100:	movt	r0, #2
   11104:	ldr	r0, [r0]
   11108:	movw	r1, #43691	; 0xaaab
   1110c:	movt	r1, #43690	; 0xaaaa
   11110:	umull	r0, r1, r0, r1
   11114:	movw	r0, #20524	; 0x502c
   11118:	movt	r0, #2
   1111c:	ldr	r2, [r0]
   11120:	cmp	r2, r1, lsr #1
   11124:	lsrcs	r2, r1, #1
   11128:	str	r2, [r0]
   1112c:	bl	11d64 <tcgetattr@plt+0x11bc>
   11130:	movw	r0, #12312	; 0x3018
   11134:	movt	r0, #2
   11138:	ldr	r0, [r0]
   1113c:	cmp	r0, #0
   11140:	blne	12044 <tcgetattr@plt+0x149c>
   11144:	bl	120f8 <tcgetattr@plt+0x1550>
   11148:	ldr	r0, [r6]
   1114c:	ldr	r1, [sp, #12]
   11150:	subs	r0, r0, r1
   11154:	subeq	sp, fp, #24
   11158:	popeq	{r4, r5, r6, r8, r9, sl, fp, pc}
   1115c:	bl	10a7c <__stack_chk_fail@plt>
   11160:	movw	r0, #11061	; 0x2b35
   11164:	movt	r0, #1
   11168:	bl	11c58 <tcgetattr@plt+0x10b0>
   1116c:	movw	r0, #11090	; 0x2b52
   11170:	movt	r0, #1
   11174:	bl	11c58 <tcgetattr@plt+0x10b0>
   11178:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1117c:	add	fp, sp, #28
   11180:	sub	sp, sp, #4
   11184:	vpush	{d8-d9}
   11188:	sub	sp, sp, #40	; 0x28
   1118c:	movw	r0, #11864	; 0x2e58
   11190:	movt	r0, #2
   11194:	ldr	r0, [r0]
   11198:	str	r0, [sp, #36]	; 0x24
   1119c:	add	r0, sp, #4
   111a0:	add	sl, r0, #1
   111a4:	add	r5, sp, #3
   111a8:	vmov.i32	q4, #0	; 0x00000000
   111ac:	mov	r8, #15
   111b0:	movw	r4, #20508	; 0x501c
   111b4:	movt	r4, #2
   111b8:	movw	r6, #12316	; 0x301c
   111bc:	movt	r6, #2
   111c0:	movw	r9, #20688	; 0x50d0
   111c4:	movt	r9, #2
   111c8:	b	111d0 <tcgetattr@plt+0x628>
   111cc:	bl	120f8 <tcgetattr@plt+0x1550>
   111d0:	mov	r0, r5
   111d4:	bl	12810 <tcgetattr@plt+0x1c68>
   111d8:	mov	r0, sl
   111dc:	vst1.8	{d8-d9}, [r0], r8
   111e0:	vst1.8	{d8-d9}, [r0]
   111e4:	ldrb	r7, [sp, #3]
   111e8:	strb	r7, [sp, #4]
   111ec:	mov	r0, r7
   111f0:	b	111fc <tcgetattr@plt+0x654>
   111f4:	mov	r0, #5
   111f8:	strb	r0, [sp, #3]
   111fc:	uxtb	r0, r0
   11200:	cmp	r0, #27
   11204:	bne	11520 <tcgetattr@plt+0x978>
   11208:	mov	r0, r5
   1120c:	bl	12810 <tcgetattr@plt+0x1c68>
   11210:	ldrb	r0, [sp, #3]
   11214:	b	11228 <tcgetattr@plt+0x680>
   11218:	mov	r0, r5
   1121c:	bl	12810 <tcgetattr@plt+0x1c68>
   11220:	mov	r0, #118	; 0x76
   11224:	strb	r0, [sp, #3]
   11228:	uxtb	r0, r0
   1122c:	cmp	r0, #91	; 0x5b
   11230:	bne	112d0 <tcgetattr@plt+0x728>
   11234:	mov	r0, r5
   11238:	bl	12810 <tcgetattr@plt+0x1c68>
   1123c:	ldrb	r0, [sp, #3]
   11240:	cmp	r0, #54	; 0x36
   11244:	beq	11218 <tcgetattr@plt+0x670>
   11248:	sub	r0, r0, #49	; 0x31
   1124c:	cmp	r0, #23
   11250:	bhi	111cc <tcgetattr@plt+0x624>
   11254:	add	r1, pc, #0
   11258:	ldr	pc, [r1, r0, lsl #2]
   1125c:			; <UNDEFINED> instruction: 0x000112bc
   11260:	strdeq	r1, [r1], -ip
   11264:	andeq	r1, r1, r0, lsl r3
   11268:	strdeq	r1, [r1], -r0
   1126c:	andeq	r1, r1, r4, lsr #6
   11270:	andeq	r1, r1, ip, asr #3
   11274:			; <UNDEFINED> instruction: 0x000112bc
   11278:	strdeq	r1, [r1], -r0
   1127c:	andeq	r1, r1, ip, asr #3
   11280:	andeq	r1, r1, ip, asr #3
   11284:	andeq	r1, r1, ip, asr #3
   11288:	andeq	r1, r1, ip, asr #3
   1128c:	andeq	r1, r1, ip, asr #3
   11290:	andeq	r1, r1, ip, asr #3
   11294:	andeq	r1, r1, ip, asr #3
   11298:	andeq	r1, r1, ip, asr #3
   1129c:	andeq	r1, r1, r8, lsr r3
   112a0:	andeq	r1, r1, r4, asr #6
   112a4:	andeq	r1, r1, r0, asr r3
   112a8:	andeq	r1, r1, ip, asr r3
   112ac:	andeq	r1, r1, ip, asr #3
   112b0:	strdeq	r1, [r1], -r4
   112b4:	andeq	r1, r1, ip, asr #3
   112b8:	andeq	r1, r1, r4, asr #5
   112bc:	mov	r0, r5
   112c0:	bl	12810 <tcgetattr@plt+0x1c68>
   112c4:	mov	r0, #1
   112c8:	strb	r0, [sp, #3]
   112cc:	b	111fc <tcgetattr@plt+0x654>
   112d0:	sub	r1, r0, #98	; 0x62
   112d4:	cmp	r1, #20
   112d8:	bls	11368 <tcgetattr@plt+0x7c0>
   112dc:	cmp	r0, #27
   112e0:	bne	111cc <tcgetattr@plt+0x624>
   112e4:	mov	r0, #3
   112e8:	strb	r0, [sp, #3]
   112ec:	b	111fc <tcgetattr@plt+0x654>
   112f0:	mov	r0, r5
   112f4:	bl	12810 <tcgetattr@plt+0x1c68>
   112f8:	b	111f4 <tcgetattr@plt+0x64c>
   112fc:	mov	r0, r5
   11300:	bl	12810 <tcgetattr@plt+0x1c68>
   11304:	mov	r0, #25
   11308:	strb	r0, [sp, #3]
   1130c:	b	111fc <tcgetattr@plt+0x654>
   11310:	mov	r0, r5
   11314:	bl	12810 <tcgetattr@plt+0x1c68>
   11318:	mov	r0, #4
   1131c:	strb	r0, [sp, #3]
   11320:	b	111fc <tcgetattr@plt+0x654>
   11324:	mov	r0, r5
   11328:	bl	12810 <tcgetattr@plt+0x1c68>
   1132c:	mov	r0, #22
   11330:	strb	r0, [sp, #3]
   11334:	b	111fc <tcgetattr@plt+0x654>
   11338:	mov	r0, #16
   1133c:	strb	r0, [sp, #3]
   11340:	b	111fc <tcgetattr@plt+0x654>
   11344:	mov	r0, #14
   11348:	strb	r0, [sp, #3]
   1134c:	b	111fc <tcgetattr@plt+0x654>
   11350:	mov	r0, #6
   11354:	strb	r0, [sp, #3]
   11358:	b	111fc <tcgetattr@plt+0x654>
   1135c:	mov	r0, #2
   11360:	strb	r0, [sp, #3]
   11364:	b	111fc <tcgetattr@plt+0x654>
   11368:	add	r0, pc, #0
   1136c:	ldr	pc, [r0, r1, lsl #2]
   11370:	andeq	r1, r1, r4, asr #7
   11374:	andeq	r1, r1, ip, asr #3
   11378:	andeq	r1, r1, ip, ror #7
   1137c:	andeq	r1, r1, ip, asr #3
   11380:	andeq	r1, r1, r4, lsr #9
   11384:	andeq	r1, r1, ip, asr #3
   11388:	andeq	r1, r1, ip, asr #3
   1138c:	andeq	r1, r1, ip, asr #3
   11390:	andeq	r1, r1, ip, asr #3
   11394:	andeq	r1, r1, ip, asr #3
   11398:	andeq	r1, r1, ip, asr #3
   1139c:	andeq	r1, r1, ip, asr #3
   113a0:	andeq	r1, r1, ip, asr #3
   113a4:	andeq	r1, r1, ip, asr #3
   113a8:	andeq	r1, r1, ip, asr #3
   113ac:	andeq	r1, r1, ip, asr #3
   113b0:	andeq	r1, r1, ip, asr #3
   113b4:	andeq	r1, r1, ip, asr #3
   113b8:	andeq	r1, r1, ip, asr #3
   113bc:	andeq	r1, r1, ip, asr #3
   113c0:	strdeq	r1, [r1], -r0
   113c4:	ldr	r0, [r4]
   113c8:	cmp	r0, #0
   113cc:	bne	1145c <tcgetattr@plt+0x8b4>
   113d0:	b	111cc <tcgetattr@plt+0x624>
   113d4:	str	r7, [r4]
   113d8:	mvn	r0, #0
   113dc:	bl	12868 <tcgetattr@plt+0x1cc0>
   113e0:	sub	r1, r0, r7
   113e4:	mov	r0, #0
   113e8:	bl	128e0 <tcgetattr@plt+0x1d38>
   113ec:	ldr	r0, [r4]
   113f0:	ldrb	r0, [r6, r0]
   113f4:	cmp	r0, #0
   113f8:	beq	111cc <tcgetattr@plt+0x624>
   113fc:	mov	r0, #1
   11400:	bl	12868 <tcgetattr@plt+0x1cc0>
   11404:	mov	r7, r0
   11408:	ldrb	r0, [r6, r0]
   1140c:	cmp	r0, #32
   11410:	beq	113d4 <tcgetattr@plt+0x82c>
   11414:	mov	r0, #1
   11418:	bl	12868 <tcgetattr@plt+0x1cc0>
   1141c:	mov	r7, r0
   11420:	str	r0, [r4]
   11424:	mvn	r0, #0
   11428:	bl	12868 <tcgetattr@plt+0x1cc0>
   1142c:	sub	r1, r0, r7
   11430:	mov	r0, #0
   11434:	bl	128e0 <tcgetattr@plt+0x1d38>
   11438:	ldr	r0, [r4]
   1143c:	ldrb	r0, [r6, r0]
   11440:	orr	r0, r0, #32
   11444:	cmp	r0, #32
   11448:	bne	11414 <tcgetattr@plt+0x86c>
   1144c:	b	111cc <tcgetattr@plt+0x624>
   11450:	str	r0, [r4]
   11454:	cmp	r0, #0
   11458:	beq	111cc <tcgetattr@plt+0x624>
   1145c:	mvn	r0, #0
   11460:	bl	12868 <tcgetattr@plt+0x1cc0>
   11464:	ldrb	r1, [r6, r0]
   11468:	cmp	r1, #32
   1146c:	beq	11450 <tcgetattr@plt+0x8a8>
   11470:	ldr	r0, [r4]
   11474:	cmp	r0, #0
   11478:	bne	1148c <tcgetattr@plt+0x8e4>
   1147c:	b	111cc <tcgetattr@plt+0x624>
   11480:	str	r0, [r4]
   11484:	cmp	r0, #0
   11488:	beq	111cc <tcgetattr@plt+0x624>
   1148c:	mvn	r0, #0
   11490:	bl	12868 <tcgetattr@plt+0x1cc0>
   11494:	ldrb	r1, [r6, r0]
   11498:	cmp	r1, #32
   1149c:	bne	11480 <tcgetattr@plt+0x8d8>
   114a0:	b	111cc <tcgetattr@plt+0x624>
   114a4:	ldr	r0, [r4]
   114a8:	b	114b0 <tcgetattr@plt+0x908>
   114ac:	str	r0, [r4]
   114b0:	ldrb	r0, [r6, r0]
   114b4:	cmp	r0, #0
   114b8:	beq	111cc <tcgetattr@plt+0x624>
   114bc:	mov	r0, #1
   114c0:	bl	12868 <tcgetattr@plt+0x1cc0>
   114c4:	ldrb	r1, [r6, r0]
   114c8:	cmp	r1, #32
   114cc:	beq	114ac <tcgetattr@plt+0x904>
   114d0:	mov	r0, #1
   114d4:	bl	12868 <tcgetattr@plt+0x1cc0>
   114d8:	str	r0, [r4]
   114dc:	ldrb	r0, [r6, r0]
   114e0:	orr	r0, r0, #32
   114e4:	cmp	r0, #32
   114e8:	bne	114d0 <tcgetattr@plt+0x928>
   114ec:	b	111cc <tcgetattr@plt+0x624>
   114f0:	ldr	r0, [r9]
   114f4:	cmp	r0, #0
   114f8:	beq	111cc <tcgetattr@plt+0x624>
   114fc:	movw	r1, #20680	; 0x50c8
   11500:	movt	r1, #2
   11504:	str	r0, [r1]
   11508:	movw	r1, #20684	; 0x50cc
   1150c:	movt	r1, #2
   11510:	str	r0, [r1]
   11514:	bl	12544 <tcgetattr@plt+0x199c>
   11518:	bl	120f8 <tcgetattr@plt+0x1550>
   1151c:	b	111d0 <tcgetattr@plt+0x628>
   11520:	sub	r0, r0, #1
   11524:	cmp	r0, #126	; 0x7e
   11528:	bhi	11924 <tcgetattr@plt+0xd7c>
   1152c:	add	r1, pc, #0
   11530:	ldr	pc, [r1, r0, lsl #2]
   11534:	andeq	r1, r1, r0, lsr #15
   11538:	andeq	r1, r1, r8, asr #15
   1153c:	andeq	r1, r1, r8, asr #21
   11540:	strdeq	r1, [r1], -r8
   11544:	andeq	r1, r1, r4, lsr r8
   11548:	andeq	r1, r1, r0, asr r8
   1154c:	andeq	r1, r1, r4, lsr #18
   11550:	andeq	r1, r1, r0, lsr r7
   11554:			; <UNDEFINED> instruction: 0x000118b0
   11558:	andeq	r1, r1, r0, asr sl
   1155c:	andeq	r1, r1, r4, ror #17
   11560:	andeq	r1, r1, r4, lsr #18
   11564:	andeq	r1, r1, r0, asr sl
   11568:	andeq	r1, r1, ip, ror #16
   1156c:	andeq	r1, r1, r4, lsr #18
   11570:	andeq	r1, r1, r0, lsl #20
   11574:	andeq	r1, r1, r4, lsr #18
   11578:	andeq	r1, r1, r4, lsr #18
   1157c:	andeq	r1, r1, r4, lsr #18
   11580:	andeq	r1, r1, r4, lsr #18
   11584:	strdeq	r1, [r1], -ip
   11588:	andeq	r1, r1, ip, lsl #18
   1158c:	andeq	r1, r1, ip, asr #14
   11590:	andeq	r1, r1, r4, lsr #18
   11594:	andeq	r1, r1, r4, lsr #18
   11598:	andeq	r1, r1, r4, lsr #18
   1159c:	andeq	r1, r1, r4, lsr #18
   115a0:	muleq	r1, r0, sl
   115a4:	muleq	r1, r0, sl
   115a8:	andeq	r1, r1, r4, lsr #18
   115ac:	andeq	r1, r1, r4, lsr #18
   115b0:	andeq	r1, r1, r4, lsr #18
   115b4:	andeq	r1, r1, r4, lsr #18
   115b8:	andeq	r1, r1, r4, lsr #18
   115bc:	andeq	r1, r1, r4, lsr #18
   115c0:	andeq	r1, r1, r4, lsr #18
   115c4:	andeq	r1, r1, r4, lsr #18
   115c8:	andeq	r1, r1, r4, lsr #18
   115cc:	andeq	r1, r1, r4, lsr #18
   115d0:	andeq	r1, r1, r4, lsr #18
   115d4:	andeq	r1, r1, r4, lsr #18
   115d8:	andeq	r1, r1, r4, lsr #18
   115dc:	andeq	r1, r1, r4, lsr #18
   115e0:	andeq	r1, r1, r4, lsr #18
   115e4:	andeq	r1, r1, r4, lsr #18
   115e8:	andeq	r1, r1, r4, lsr #18
   115ec:	andeq	r1, r1, r4, lsr #18
   115f0:	andeq	r1, r1, r4, lsr #18
   115f4:	andeq	r1, r1, r4, lsr #18
   115f8:	andeq	r1, r1, r4, lsr #18
   115fc:	andeq	r1, r1, r4, lsr #18
   11600:	andeq	r1, r1, r4, lsr #18
   11604:	andeq	r1, r1, r4, lsr #18
   11608:	andeq	r1, r1, r4, lsr #18
   1160c:	andeq	r1, r1, r4, lsr #18
   11610:	andeq	r1, r1, r4, lsr #18
   11614:	andeq	r1, r1, r4, lsr #18
   11618:	andeq	r1, r1, r4, lsr #18
   1161c:	andeq	r1, r1, r4, lsr #18
   11620:	andeq	r1, r1, r4, lsr #18
   11624:	andeq	r1, r1, r4, lsr #18
   11628:	andeq	r1, r1, r4, lsr #18
   1162c:	andeq	r1, r1, r4, lsr #18
   11630:	andeq	r1, r1, r4, lsr #18
   11634:	andeq	r1, r1, r4, lsr #18
   11638:	andeq	r1, r1, r4, lsr #18
   1163c:	andeq	r1, r1, r4, lsr #18
   11640:	andeq	r1, r1, r4, lsr #18
   11644:	andeq	r1, r1, r4, lsr #18
   11648:	andeq	r1, r1, r4, lsr #18
   1164c:	andeq	r1, r1, r4, lsr #18
   11650:	andeq	r1, r1, r4, lsr #18
   11654:	andeq	r1, r1, r4, lsr #18
   11658:	andeq	r1, r1, r4, lsr #18
   1165c:	andeq	r1, r1, r4, lsr #18
   11660:	andeq	r1, r1, r4, lsr #18
   11664:	andeq	r1, r1, r4, lsr #18
   11668:	andeq	r1, r1, r4, lsr #18
   1166c:	andeq	r1, r1, r4, lsr #18
   11670:	andeq	r1, r1, r4, lsr #18
   11674:	andeq	r1, r1, r4, lsr #18
   11678:	andeq	r1, r1, r4, lsr #18
   1167c:	andeq	r1, r1, r4, lsr #18
   11680:	andeq	r1, r1, r4, lsr #18
   11684:	andeq	r1, r1, r4, lsr #18
   11688:	andeq	r1, r1, r4, lsr #18
   1168c:	andeq	r1, r1, r4, lsr #18
   11690:	andeq	r1, r1, r4, lsr #18
   11694:	andeq	r1, r1, r4, lsr #18
   11698:	andeq	r1, r1, r4, lsr #18
   1169c:	andeq	r1, r1, r4, lsr #18
   116a0:	andeq	r1, r1, r4, lsr #18
   116a4:	andeq	r1, r1, r4, lsr #18
   116a8:	andeq	r1, r1, r4, lsr #18
   116ac:	andeq	r1, r1, r4, lsr #18
   116b0:	andeq	r1, r1, r4, lsr #18
   116b4:	andeq	r1, r1, r4, lsr #18
   116b8:	andeq	r1, r1, r4, lsr #18
   116bc:	andeq	r1, r1, r4, lsr #18
   116c0:	andeq	r1, r1, r4, lsr #18
   116c4:	andeq	r1, r1, r4, lsr #18
   116c8:	andeq	r1, r1, r4, lsr #18
   116cc:	andeq	r1, r1, r4, lsr #18
   116d0:	andeq	r1, r1, r4, lsr #18
   116d4:	andeq	r1, r1, r4, lsr #18
   116d8:	andeq	r1, r1, r4, lsr #18
   116dc:	andeq	r1, r1, r4, lsr #18
   116e0:	andeq	r1, r1, r4, lsr #18
   116e4:	andeq	r1, r1, r4, lsr #18
   116e8:	andeq	r1, r1, r4, lsr #18
   116ec:	andeq	r1, r1, r4, lsr #18
   116f0:	andeq	r1, r1, r4, lsr #18
   116f4:	andeq	r1, r1, r4, lsr #18
   116f8:	andeq	r1, r1, r4, lsr #18
   116fc:	andeq	r1, r1, r4, lsr #18
   11700:	andeq	r1, r1, r4, lsr #18
   11704:	andeq	r1, r1, r4, lsr #18
   11708:	andeq	r1, r1, r4, lsr #18
   1170c:	andeq	r1, r1, r4, lsr #18
   11710:	andeq	r1, r1, r4, lsr #18
   11714:	andeq	r1, r1, r4, lsr #18
   11718:	andeq	r1, r1, r4, lsr #18
   1171c:	andeq	r1, r1, r4, lsr #18
   11720:	andeq	r1, r1, r4, lsr #18
   11724:	andeq	r1, r1, r4, lsr #18
   11728:	andeq	r1, r1, r4, lsr #18
   1172c:	andeq	r1, r1, r0, lsr r7
   11730:	ldr	r7, [r4]
   11734:	cmp	r7, #0
   11738:	bne	11820 <tcgetattr@plt+0xc78>
   1173c:	b	111cc <tcgetattr@plt+0x624>
   11740:	sub	r1, r0, r7
   11744:	mov	r0, #0
   11748:	bl	128e0 <tcgetattr@plt+0x1d38>
   1174c:	ldr	r7, [r4]
   11750:	cmp	r7, #0
   11754:	beq	111cc <tcgetattr@plt+0x624>
   11758:	mvn	r0, #0
   1175c:	bl	12868 <tcgetattr@plt+0x1cc0>
   11760:	ldrb	r1, [r6, r0]
   11764:	cmp	r1, #32
   11768:	beq	11740 <tcgetattr@plt+0xb98>
   1176c:	b	1177c <tcgetattr@plt+0xbd4>
   11770:	sub	r1, r0, r7
   11774:	mov	r0, #0
   11778:	bl	128e0 <tcgetattr@plt+0x1d38>
   1177c:	ldr	r7, [r4]
   11780:	cmp	r7, #0
   11784:	beq	111cc <tcgetattr@plt+0x624>
   11788:	mvn	r0, #0
   1178c:	bl	12868 <tcgetattr@plt+0x1cc0>
   11790:	ldrb	r1, [r6, r0]
   11794:	cmp	r1, #32
   11798:	bne	11770 <tcgetattr@plt+0xbc8>
   1179c:	b	111cc <tcgetattr@plt+0x624>
   117a0:	movw	r0, #20676	; 0x50c4
   117a4:	movt	r0, #2
   117a8:	ldr	r0, [r0]
   117ac:	movw	r2, #20680	; 0x50c8
   117b0:	movt	r2, #2
   117b4:	ldr	r1, [r2]
   117b8:	cmp	r1, r0
   117bc:	beq	11954 <tcgetattr@plt+0xdac>
   117c0:	str	r0, [r2]
   117c4:	b	11508 <tcgetattr@plt+0x960>
   117c8:	ldr	r0, [r4]
   117cc:	cmp	r0, #0
   117d0:	beq	11a00 <tcgetattr@plt+0xe58>
   117d4:	movw	r0, #20680	; 0x50c8
   117d8:	movt	r0, #2
   117dc:	ldr	r0, [r0]
   117e0:	cmp	r0, #0
   117e4:	ldrne	r0, [r0, #4]
   117e8:	cmpne	r0, #0
   117ec:	bne	119ec <tcgetattr@plt+0xe44>
   117f0:	mvn	r0, #0
   117f4:	b	11864 <tcgetattr@plt+0xcbc>
   117f8:	ldr	r0, [r4]
   117fc:	ldrb	r0, [r6, r0]
   11800:	cmp	r0, #0
   11804:	beq	111cc <tcgetattr@plt+0x624>
   11808:	mov	r0, #1
   1180c:	bl	12868 <tcgetattr@plt+0x1cc0>
   11810:	mov	r7, r0
   11814:	str	r0, [r4]
   11818:	cmp	r7, #0
   1181c:	beq	111cc <tcgetattr@plt+0x624>
   11820:	mvn	r0, #0
   11824:	bl	12868 <tcgetattr@plt+0x1cc0>
   11828:	sub	r1, r0, r7
   1182c:	mov	r0, #0
   11830:	b	1194c <tcgetattr@plt+0xda4>
   11834:	ldr	r0, [r4]
   11838:	ldrb	r0, [r6, r0]
   1183c:	cmp	r0, #0
   11840:	beq	11964 <tcgetattr@plt+0xdbc>
   11844:	mov	r0, r6
   11848:	bl	10b18 <strlen@plt>
   1184c:	b	11958 <tcgetattr@plt+0xdb0>
   11850:	ldr	r0, [r4]
   11854:	ldrb	r0, [r6, r0]
   11858:	cmp	r0, #0
   1185c:	beq	1186c <tcgetattr@plt+0xcc4>
   11860:	mov	r0, #1
   11864:	bl	12868 <tcgetattr@plt+0x1cc0>
   11868:	b	11958 <tcgetattr@plt+0xdb0>
   1186c:	movw	r0, #20680	; 0x50c8
   11870:	movt	r0, #2
   11874:	ldr	r0, [r0]
   11878:	cmp	r0, #0
   1187c:	ldrne	r0, [r0, #8]
   11880:	cmpne	r0, #0
   11884:	beq	111cc <tcgetattr@plt+0x624>
   11888:	movw	r1, #20680	; 0x50c8
   1188c:	movt	r1, #2
   11890:	str	r0, [r1]
   11894:	ldr	r1, [r9]
   11898:	cmp	r0, r1
   1189c:	bne	111cc <tcgetattr@plt+0x624>
   118a0:	movw	r0, #20684	; 0x50cc
   118a4:	movt	r0, #2
   118a8:	str	r1, [r0]
   118ac:	b	11514 <tcgetattr@plt+0x96c>
   118b0:	movw	r0, #20680	; 0x50c8
   118b4:	movt	r0, #2
   118b8:	ldr	r0, [r0]
   118bc:	cmp	r0, #0
   118c0:	beq	111cc <tcgetattr@plt+0x624>
   118c4:	ldr	r1, [r0]
   118c8:	mov	r0, r6
   118cc:	mov	r2, #8192	; 0x2000
   118d0:	bl	10b54 <strncpy@plt>
   118d4:	mov	r0, r6
   118d8:	bl	10b18 <strlen@plt>
   118dc:	str	r0, [r4]
   118e0:	b	118f0 <tcgetattr@plt+0xd48>
   118e4:	ldr	r0, [r4]
   118e8:	mov	r1, #0
   118ec:	strb	r1, [r6, r0]
   118f0:	bl	11d64 <tcgetattr@plt+0x11bc>
   118f4:	bl	120f8 <tcgetattr@plt+0x1550>
   118f8:	b	111d0 <tcgetattr@plt+0x628>
   118fc:	ldr	r0, [r4]
   11900:	rsb	r1, r0, #0
   11904:	mov	r0, #0
   11908:	b	1194c <tcgetattr@plt+0xda4>
   1190c:	movw	r0, #20692	; 0x50d4
   11910:	movt	r0, #2
   11914:	ldr	r0, [r0]
   11918:	cmp	r0, #0
   1191c:	bne	114fc <tcgetattr@plt+0x954>
   11920:	b	111cc <tcgetattr@plt+0x624>
   11924:	bl	10af4 <__ctype_b_loc@plt>
   11928:	ldr	r0, [r0]
   1192c:	ldrb	r0, [r0, r7, lsl #1]
   11930:	tst	r0, #2
   11934:	bne	111cc <tcgetattr@plt+0x624>
   11938:	add	r7, sp, #4
   1193c:	mov	r0, r7
   11940:	bl	10b18 <strlen@plt>
   11944:	mov	r1, r0
   11948:	mov	r0, r7
   1194c:	bl	128e0 <tcgetattr@plt+0x1d38>
   11950:	b	111cc <tcgetattr@plt+0x624>
   11954:	mov	r0, #0
   11958:	str	r0, [r4]
   1195c:	bl	120f8 <tcgetattr@plt+0x1550>
   11960:	b	111d0 <tcgetattr@plt+0x628>
   11964:	ldr	r0, [r9]
   11968:	cmp	r0, #0
   1196c:	beq	119cc <tcgetattr@plt+0xe24>
   11970:	movw	r0, #20672	; 0x50c0
   11974:	movt	r0, #2
   11978:	ldr	r0, [r0]
   1197c:	movw	r1, #20684	; 0x50cc
   11980:	movt	r1, #2
   11984:	mov	r7, r1
   11988:	str	r0, [r1]
   1198c:	bl	12544 <tcgetattr@plt+0x199c>
   11990:	movw	r0, #20692	; 0x50d4
   11994:	movt	r0, #2
   11998:	ldr	r0, [r0]
   1199c:	str	r0, [r7]
   119a0:	bl	12544 <tcgetattr@plt+0x199c>
   119a4:	ldr	r0, [r9]
   119a8:	cmp	r0, #0
   119ac:	movwne	r0, #20684	; 0x50cc
   119b0:	movtne	r0, #2
   119b4:	movne	r1, r0
   119b8:	ldrne	r0, [r0]
   119bc:	ldrne	r0, [r0, #8]
   119c0:	strne	r0, [r1]
   119c4:	cmpne	r0, #0
   119c8:	bne	119a0 <tcgetattr@plt+0xdf8>
   119cc:	movw	r0, #20672	; 0x50c0
   119d0:	movt	r0, #2
   119d4:	ldr	r0, [r0]
   119d8:	movw	r1, #20680	; 0x50c8
   119dc:	movt	r1, #2
   119e0:	str	r0, [r1]
   119e4:	bl	120f8 <tcgetattr@plt+0x1550>
   119e8:	b	111d0 <tcgetattr@plt+0x628>
   119ec:	movw	r0, #20516	; 0x5024
   119f0:	movt	r0, #2
   119f4:	ldr	r0, [r0]
   119f8:	cmp	r0, #0
   119fc:	bne	117f0 <tcgetattr@plt+0xc48>
   11a00:	movw	r0, #20680	; 0x50c8
   11a04:	movt	r0, #2
   11a08:	ldr	r0, [r0]
   11a0c:	cmp	r0, #0
   11a10:	ldrne	r0, [r0, #4]
   11a14:	cmpne	r0, #0
   11a18:	beq	111cc <tcgetattr@plt+0x624>
   11a1c:	movw	r1, #20680	; 0x50c8
   11a20:	movt	r1, #2
   11a24:	str	r0, [r1]
   11a28:	movw	r1, #20684	; 0x50cc
   11a2c:	movt	r1, #2
   11a30:	ldr	r1, [r1]
   11a34:	ldr	r0, [r0, #8]
   11a38:	cmp	r0, r1
   11a3c:	bne	111cc <tcgetattr@plt+0x624>
   11a40:	movw	r0, #20692	; 0x50d4
   11a44:	movt	r0, #2
   11a48:	ldr	r0, [r0]
   11a4c:	b	11508 <tcgetattr@plt+0x960>
   11a50:	movw	r0, #20680	; 0x50c8
   11a54:	movt	r0, #2
   11a58:	ldr	r0, [r0]
   11a5c:	cmp	r0, #0
   11a60:	beq	11a78 <tcgetattr@plt+0xed0>
   11a64:	ldr	r1, [r0]
   11a68:	movw	r0, #12316	; 0x301c
   11a6c:	movt	r0, #2
   11a70:	movw	r2, #8191	; 0x1fff
   11a74:	bl	10b54 <strncpy@plt>
   11a78:	movw	r0, #12316	; 0x301c
   11a7c:	movt	r0, #2
   11a80:	bl	10b18 <strlen@plt>
   11a84:	str	r0, [r4]
   11a88:	bl	11d64 <tcgetattr@plt+0x11bc>
   11a8c:	bl	120f8 <tcgetattr@plt+0x1550>
   11a90:	movw	r0, #12316	; 0x301c
   11a94:	movt	r0, #2
   11a98:	bl	10ac4 <puts@plt>
   11a9c:	mov	r0, #0
   11aa0:	movw	r1, #11864	; 0x2e58
   11aa4:	movt	r1, #2
   11aa8:	ldr	r1, [r1]
   11aac:	ldr	r2, [sp, #36]	; 0x24
   11ab0:	subs	r1, r1, r2
   11ab4:	subeq	sp, fp, #48	; 0x30
   11ab8:	vpopeq	{d8-d9}
   11abc:	addeq	sp, sp, #4
   11ac0:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ac4:	bl	10a7c <__stack_chk_fail@plt>
   11ac8:	mov	r0, #1
   11acc:	b	11aa0 <tcgetattr@plt+0xef8>
   11ad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ad4:	add	fp, sp, #28
   11ad8:	sub	sp, sp, #12
   11adc:	sub	sp, sp, #8192	; 0x2000
   11ae0:	movw	r0, #11864	; 0x2e58
   11ae4:	movt	r0, #2
   11ae8:	ldr	r0, [r0]
   11aec:	str	r0, [fp, #-36]	; 0xffffffdc
   11af0:	movw	r0, #12304	; 0x3010
   11af4:	movt	r0, #2
   11af8:	ldr	r2, [r0]
   11afc:	add	r0, sp, #4
   11b00:	mov	r1, #8192	; 0x2000
   11b04:	bl	10a58 <fgets@plt>
   11b08:	cmp	r0, #0
   11b0c:	beq	11be4 <tcgetattr@plt+0x103c>
   11b10:	add	r5, sp, #4
   11b14:	movw	sl, #20520	; 0x5028
   11b18:	movt	sl, #2
   11b1c:	mov	r8, #0
   11b20:	mov	r6, #0
   11b24:	mov	r7, #0
   11b28:	mov	r9, #0
   11b2c:	mov	r0, #0
   11b30:	str	r0, [sp]
   11b34:	movw	r0, #43691	; 0xaaab
   11b38:	movt	r0, #43690	; 0xaaaa
   11b3c:	umull	r0, r1, r6, r0
   11b40:	add	r9, r9, #1
   11b44:	cmp	r9, r1, lsr #3
   11b48:	bcc	11b68 <tcgetattr@plt+0xfc0>
   11b4c:	ldr	r0, [sl]
   11b50:	add	r6, r6, #8192	; 0x2000
   11b54:	mov	r1, r6
   11b58:	bl	10a88 <realloc@plt>
   11b5c:	str	r0, [sl]
   11b60:	cmp	r0, #0
   11b64:	beq	11c4c <tcgetattr@plt+0x10a4>
   11b68:	mov	r0, r5
   11b6c:	mov	r1, #10
   11b70:	bl	10b24 <strchr@plt>
   11b74:	cmp	r0, #0
   11b78:	movne	r1, #0
   11b7c:	strbne	r1, [r0]
   11b80:	mov	r0, r5
   11b84:	bl	10a70 <strdup@plt>
   11b88:	mov	r4, r0
   11b8c:	ldr	r0, [sl]
   11b90:	str	r4, [r0, r8]
   11b94:	cmp	r4, #0
   11b98:	beq	11c40 <tcgetattr@plt+0x1098>
   11b9c:	mov	r0, r4
   11ba0:	bl	10b18 <strlen@plt>
   11ba4:	cmp	r0, r7
   11ba8:	bls	11bbc <tcgetattr@plt+0x1014>
   11bac:	mov	r0, r4
   11bb0:	bl	11ca0 <tcgetattr@plt+0x10f8>
   11bb4:	mov	r7, r0
   11bb8:	str	r4, [sp]
   11bbc:	movw	r0, #12304	; 0x3010
   11bc0:	movt	r0, #2
   11bc4:	ldr	r2, [r0]
   11bc8:	mov	r0, r5
   11bcc:	mov	r1, #8192	; 0x2000
   11bd0:	bl	10a58 <fgets@plt>
   11bd4:	add	r8, r8, #12
   11bd8:	cmp	r0, #0
   11bdc:	bne	11b34 <tcgetattr@plt+0xf8c>
   11be0:	b	11bf0 <tcgetattr@plt+0x1048>
   11be4:	mov	r0, #0
   11be8:	str	r0, [sp]
   11bec:	mov	r9, #0
   11bf0:	movw	r0, #20520	; 0x5028
   11bf4:	movt	r0, #2
   11bf8:	ldr	r0, [r0]
   11bfc:	cmp	r0, #0
   11c00:	addne	r1, r9, r9, lsl #1
   11c04:	movne	r2, #0
   11c08:	strne	r2, [r0, r1, lsl #2]
   11c0c:	ldr	r0, [sp]
   11c10:	bl	11ca0 <tcgetattr@plt+0x10f8>
   11c14:	movw	r1, #20524	; 0x502c
   11c18:	movt	r1, #2
   11c1c:	str	r0, [r1]
   11c20:	movw	r0, #11864	; 0x2e58
   11c24:	movt	r0, #2
   11c28:	ldr	r0, [r0]
   11c2c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11c30:	subs	r0, r0, r1
   11c34:	subeq	sp, fp, #28
   11c38:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c3c:	bl	10a7c <__stack_chk_fail@plt>
   11c40:	movw	r0, #11032	; 0x2b18
   11c44:	movt	r0, #1
   11c48:	bl	11c58 <tcgetattr@plt+0x10b0>
   11c4c:	movw	r0, #11017	; 0x2b09
   11c50:	movt	r0, #1
   11c54:	bl	11c58 <tcgetattr@plt+0x10b0>
   11c58:	push	{fp, lr}
   11c5c:	mov	fp, sp
   11c60:	mov	r4, r0
   11c64:	movw	r2, #20528	; 0x5030
   11c68:	movt	r2, #2
   11c6c:	mov	r0, #0
   11c70:	mov	r1, #0
   11c74:	bl	10aac <tcsetattr@plt>
   11c78:	movw	r0, #12296	; 0x3008
   11c7c:	movt	r0, #2
   11c80:	ldr	r0, [r0]
   11c84:	movw	r2, #11046	; 0x2b26
   11c88:	movt	r2, #1
   11c8c:	mov	r1, #1
   11c90:	mov	r3, r4
   11c94:	bl	10b60 <__fprintf_chk@plt>
   11c98:	mov	r0, #2
   11c9c:	bl	10b00 <exit@plt>
   11ca0:	push	{fp, lr}
   11ca4:	mov	fp, sp
   11ca8:	sub	sp, sp, #8
   11cac:	movw	r1, #11864	; 0x2e58
   11cb0:	movt	r1, #2
   11cb4:	ldr	r2, [r1]
   11cb8:	str	r2, [sp, #4]
   11cbc:	ldr	r1, [r1]
   11cc0:	ldr	r2, [sp, #4]
   11cc4:	subs	r1, r1, r2
   11cc8:	bne	11cdc <tcgetattr@plt+0x1134>
   11ccc:	mvn	r1, #0
   11cd0:	mov	sp, fp
   11cd4:	pop	{fp, lr}
   11cd8:	b	11ce0 <tcgetattr@plt+0x1138>
   11cdc:	bl	10a7c <__stack_chk_fail@plt>
   11ce0:	push	{fp, lr}
   11ce4:	mov	fp, sp
   11ce8:	sub	sp, sp, #8
   11cec:	movw	ip, #11864	; 0x2e58
   11cf0:	movt	ip, #2
   11cf4:	ldr	r2, [ip]
   11cf8:	str	r2, [sp, #4]
   11cfc:	mov	lr, #0
   11d00:	cmp	r0, #0
   11d04:	beq	11d18 <tcgetattr@plt+0x1170>
   11d08:	cmp	r1, #0
   11d0c:	ldrbne	r3, [r0]
   11d10:	cmpne	r3, #0
   11d14:	bne	11d34 <tcgetattr@plt+0x118c>
   11d18:	ldr	r0, [ip]
   11d1c:	ldr	r1, [sp, #4]
   11d20:	subs	r0, r0, r1
   11d24:	addeq	r0, lr, #4
   11d28:	moveq	sp, fp
   11d2c:	popeq	{fp, pc}
   11d30:	bl	10a7c <__stack_chk_fail@plt>
   11d34:	mov	lr, #0
   11d38:	mov	r2, #1
   11d3c:	and	r3, r3, #192	; 0xc0
   11d40:	cmp	r3, #128	; 0x80
   11d44:	addne	lr, lr, #1
   11d48:	cmp	r2, r1
   11d4c:	bcs	11d18 <tcgetattr@plt+0x1170>
   11d50:	ldrb	r3, [r0, r2]
   11d54:	add	r2, r2, #1
   11d58:	cmp	r3, #0
   11d5c:	bne	11d3c <tcgetattr@plt+0x1194>
   11d60:	b	11d18 <tcgetattr@plt+0x1170>
   11d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d68:	add	fp, sp, #28
   11d6c:	sub	sp, sp, #28
   11d70:	sub	sp, sp, #8192	; 0x2000
   11d74:	movw	r0, #11864	; 0x2e58
   11d78:	movt	r0, #2
   11d7c:	ldr	r0, [r0]
   11d80:	str	r0, [fp, #-36]	; 0xffffffdc
   11d84:	add	r4, sp, #20
   11d88:	movw	r1, #12316	; 0x301c
   11d8c:	movt	r1, #2
   11d90:	mov	r0, r4
   11d94:	mov	r2, #8192	; 0x2000
   11d98:	bl	10ab8 <__strcpy_chk@plt>
   11d9c:	movw	r1, #11118	; 0x2b6e
   11da0:	movt	r1, #1
   11da4:	mov	r0, r4
   11da8:	bl	10b6c <strtok@plt>
   11dac:	mov	r9, #0
   11db0:	cmp	r0, #0
   11db4:	beq	11e44 <tcgetattr@plt+0x129c>
   11db8:	mov	r4, r0
   11dbc:	mov	r5, #0
   11dc0:	movw	r6, #20668	; 0x50bc
   11dc4:	movt	r6, #2
   11dc8:	movw	r7, #20664	; 0x50b8
   11dcc:	movt	r7, #2
   11dd0:	movw	sl, #11118	; 0x2b6e
   11dd4:	movt	sl, #1
   11dd8:	ldr	r0, [r6]
   11ddc:	cmp	r5, r0
   11de0:	blt	11e04 <tcgetattr@plt+0x125c>
   11de4:	add	r1, r0, #1
   11de8:	str	r1, [r6]
   11dec:	ldr	r0, [r7]
   11df0:	lsl	r1, r1, #2
   11df4:	bl	10a88 <realloc@plt>
   11df8:	str	r0, [r7]
   11dfc:	cmp	r0, #0
   11e00:	beq	12038 <tcgetattr@plt+0x1490>
   11e04:	add	r8, r5, #1
   11e08:	ldr	r0, [r7]
   11e0c:	str	r4, [r0, r5, lsl #2]
   11e10:	mov	r0, #0
   11e14:	mov	r1, sl
   11e18:	bl	10b6c <strtok@plt>
   11e1c:	mov	r4, r0
   11e20:	cmp	r0, #0
   11e24:	mov	r5, r8
   11e28:	bne	11dd8 <tcgetattr@plt+0x1230>
   11e2c:	ldr	r0, [r7]
   11e30:	ldr	r0, [r0]
   11e34:	bl	10b18 <strlen@plt>
   11e38:	str	r0, [sp]
   11e3c:	mov	r7, #1
   11e40:	b	11e54 <tcgetattr@plt+0x12ac>
   11e44:	mov	r7, #0
   11e48:	mov	r8, #0
   11e4c:	mov	r0, #0
   11e50:	str	r0, [sp]
   11e54:	movw	r0, #20672	; 0x50c0
   11e58:	movt	r0, #2
   11e5c:	str	r9, [r0]
   11e60:	movw	r0, #20676	; 0x50c4
   11e64:	movt	r0, #2
   11e68:	str	r9, [r0]
   11e6c:	str	r9, [sp, #8]
   11e70:	str	r9, [sp, #4]
   11e74:	str	r9, [sp, #12]
   11e78:	str	r9, [sp, #16]
   11e7c:	movw	r0, #12316	; 0x301c
   11e80:	movt	r0, #2
   11e84:	bl	10b18 <strlen@plt>
   11e88:	movw	r1, #20520	; 0x5028
   11e8c:	movt	r1, #2
   11e90:	ldr	r5, [r1]
   11e94:	cmp	r5, #0
   11e98:	ldrne	r1, [r5]
   11e9c:	cmpne	r1, #0
   11ea0:	beq	11f80 <tcgetattr@plt+0x13d8>
   11ea4:	add	r6, r0, #1
   11ea8:	movw	r4, #12288	; 0x3000
   11eac:	movt	r4, #2
   11eb0:	movw	r9, #20664	; 0x50b8
   11eb4:	movt	r9, #2
   11eb8:	b	11ecc <tcgetattr@plt+0x1324>
   11ebc:	mov	r0, r5
   11ec0:	add	r1, sp, #16
   11ec4:	add	r2, sp, #8
   11ec8:	b	11f70 <tcgetattr@plt+0x13c8>
   11ecc:	mov	sl, #0
   11ed0:	cmp	r8, #0
   11ed4:	beq	11efc <tcgetattr@plt+0x1354>
   11ed8:	ldr	r0, [r9]
   11edc:	ldr	r1, [r0, sl, lsl #2]
   11ee0:	ldr	r0, [r5]
   11ee4:	bl	1245c <tcgetattr@plt+0x18b4>
   11ee8:	cmp	r0, #0
   11eec:	beq	11efc <tcgetattr@plt+0x1354>
   11ef0:	add	sl, sl, #1
   11ef4:	cmp	sl, r8
   11ef8:	bcc	11ed8 <tcgetattr@plt+0x1330>
   11efc:	cmp	sl, r8
   11f00:	bne	11f74 <tcgetattr@plt+0x13cc>
   11f04:	cmp	r7, #0
   11f08:	beq	11f5c <tcgetattr@plt+0x13b4>
   11f0c:	ldr	r1, [r5]
   11f10:	ldr	r3, [r4]
   11f14:	movw	r0, #12316	; 0x301c
   11f18:	movt	r0, #2
   11f1c:	mov	r2, r6
   11f20:	blx	r3
   11f24:	cmp	r0, #0
   11f28:	beq	11f5c <tcgetattr@plt+0x13b4>
   11f2c:	ldr	r1, [r5]
   11f30:	ldr	r3, [r4]
   11f34:	ldr	r0, [r9]
   11f38:	ldr	r0, [r0]
   11f3c:	ldr	r2, [sp]
   11f40:	blx	r3
   11f44:	cmp	r0, #0
   11f48:	beq	11ebc <tcgetattr@plt+0x1314>
   11f4c:	mov	r0, r5
   11f50:	add	r1, sp, #12
   11f54:	add	r2, sp, #4
   11f58:	b	11f70 <tcgetattr@plt+0x13c8>
   11f5c:	mov	r0, r5
   11f60:	movw	r1, #20676	; 0x50c4
   11f64:	movt	r1, #2
   11f68:	movw	r2, #20672	; 0x50c0
   11f6c:	movt	r2, #2
   11f70:	bl	124f0 <tcgetattr@plt+0x1948>
   11f74:	ldr	r0, [r5, #12]!
   11f78:	cmp	r0, #0
   11f7c:	bne	11ecc <tcgetattr@plt+0x1324>
   11f80:	ldr	r0, [sp, #16]
   11f84:	cmp	r0, #0
   11f88:	movw	r2, #20672	; 0x50c0
   11f8c:	movt	r2, #2
   11f90:	movw	r3, #20676	; 0x50c4
   11f94:	movt	r3, #2
   11f98:	beq	11fc4 <tcgetattr@plt+0x141c>
   11f9c:	ldr	r1, [r3]
   11fa0:	cmp	r1, #0
   11fa4:	beq	11fb8 <tcgetattr@plt+0x1410>
   11fa8:	ldr	r1, [r2]
   11fac:	str	r0, [r1, #8]
   11fb0:	str	r1, [r0, #4]
   11fb4:	b	11fbc <tcgetattr@plt+0x1414>
   11fb8:	str	r0, [r3]
   11fbc:	ldr	r0, [sp, #8]
   11fc0:	str	r0, [r2]
   11fc4:	ldr	r0, [sp, #12]
   11fc8:	cmp	r0, #0
   11fcc:	beq	11ff8 <tcgetattr@plt+0x1450>
   11fd0:	ldr	r1, [r3]
   11fd4:	cmp	r1, #0
   11fd8:	beq	11fec <tcgetattr@plt+0x1444>
   11fdc:	ldr	r1, [r2]
   11fe0:	str	r0, [r1, #8]
   11fe4:	str	r1, [r0, #4]
   11fe8:	b	11ff0 <tcgetattr@plt+0x1448>
   11fec:	str	r0, [r3]
   11ff0:	ldr	r0, [sp, #4]
   11ff4:	str	r0, [r2]
   11ff8:	ldr	r0, [r3]
   11ffc:	movw	r1, #20680	; 0x50c8
   12000:	movt	r1, #2
   12004:	str	r0, [r1]
   12008:	movw	r1, #20684	; 0x50cc
   1200c:	movt	r1, #2
   12010:	str	r0, [r1]
   12014:	bl	12544 <tcgetattr@plt+0x199c>
   12018:	movw	r0, #11864	; 0x2e58
   1201c:	movt	r0, #2
   12020:	ldr	r0, [r0]
   12024:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12028:	subs	r0, r0, r1
   1202c:	subeq	sp, fp, #28
   12030:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12034:	bl	10a7c <__stack_chk_fail@plt>
   12038:	movw	r0, #11017	; 0x2b09
   1203c:	movt	r0, #1
   12040:	bl	11c58 <tcgetattr@plt+0x10b0>
   12044:	push	{fp, lr}
   12048:	mov	fp, sp
   1204c:	sub	sp, sp, #8
   12050:	movw	r1, #11864	; 0x2e58
   12054:	movt	r1, #2
   12058:	ldr	r0, [r1]
   1205c:	str	r0, [sp, #4]
   12060:	movw	r0, #12296	; 0x3008
   12064:	movt	r0, #2
   12068:	ldr	r0, [r0]
   1206c:	movw	r2, #12312	; 0x3018
   12070:	movt	r2, #2
   12074:	ldr	r2, [r2]
   12078:	cmp	r2, #0
   1207c:	beq	120c0 <tcgetattr@plt+0x1518>
   12080:	mov	r3, #0
   12084:	bgt	120a4 <tcgetattr@plt+0x14fc>
   12088:	movw	r2, #20516	; 0x5024
   1208c:	movt	r2, #2
   12090:	ldr	r2, [r2]
   12094:	movw	r3, #20588	; 0x506c
   12098:	movt	r3, #2
   1209c:	ldr	r3, [r3]
   120a0:	sub	r3, r3, r2
   120a4:	ldr	r1, [r1]
   120a8:	ldr	r2, [sp, #4]
   120ac:	subs	r1, r1, r2
   120b0:	bne	120f4 <tcgetattr@plt+0x154c>
   120b4:	movw	r2, #11124	; 0x2b74
   120b8:	movt	r2, #1
   120bc:	b	120e4 <tcgetattr@plt+0x153c>
   120c0:	movw	r2, #20516	; 0x5024
   120c4:	movt	r2, #2
   120c8:	ldr	r3, [r2]
   120cc:	ldr	r1, [r1]
   120d0:	ldr	r2, [sp, #4]
   120d4:	subs	r1, r1, r2
   120d8:	bne	120f4 <tcgetattr@plt+0x154c>
   120dc:	movw	r2, #11131	; 0x2b7b
   120e0:	movt	r2, #1
   120e4:	mov	r1, #1
   120e8:	mov	sp, fp
   120ec:	pop	{fp, lr}
   120f0:	b	10b60 <__fprintf_chk@plt>
   120f4:	bl	10a7c <__stack_chk_fail@plt>
   120f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   120fc:	add	fp, sp, #28
   12100:	sub	sp, sp, #4
   12104:	movw	sl, #11864	; 0x2e58
   12108:	movt	sl, #2
   1210c:	ldr	r0, [sl]
   12110:	str	r0, [sp]
   12114:	movw	r9, #12296	; 0x3008
   12118:	movt	r9, #2
   1211c:	ldr	r0, [r9]
   12120:	movw	r2, #11138	; 0x2b82
   12124:	movt	r2, #1
   12128:	mov	r1, #1
   1212c:	bl	10b60 <__fprintf_chk@plt>
   12130:	ldr	r0, [r9]
   12134:	movw	r2, #11143	; 0x2b87
   12138:	movt	r2, #1
   1213c:	mov	r1, #1
   12140:	bl	10b60 <__fprintf_chk@plt>
   12144:	ldr	r0, [r9]
   12148:	movw	r2, #11149	; 0x2b8d
   1214c:	movt	r2, #1
   12150:	mov	r1, #1
   12154:	bl	10b60 <__fprintf_chk@plt>
   12158:	movw	r0, #20512	; 0x5020
   1215c:	movt	r0, #2
   12160:	ldr	r0, [r0]
   12164:	cmp	r0, #0
   12168:	beq	12180 <tcgetattr@plt+0x15d8>
   1216c:	movw	r1, #20660	; 0x50b4
   12170:	movt	r1, #2
   12174:	ldr	r1, [r1]
   12178:	mov	r2, #1
   1217c:	bl	126d4 <tcgetattr@plt+0x1b2c>
   12180:	movw	r4, #20676	; 0x50c4
   12184:	movt	r4, #2
   12188:	movw	r5, #20516	; 0x5024
   1218c:	movt	r5, #2
   12190:	ldr	r0, [r5]
   12194:	cmp	r0, #0
   12198:	bne	121b8 <tcgetattr@plt+0x1610>
   1219c:	ldr	r0, [r4]
   121a0:	cmp	r0, #0
   121a4:	beq	121b8 <tcgetattr@plt+0x1610>
   121a8:	movw	r0, #20524	; 0x502c
   121ac:	movt	r0, #2
   121b0:	ldr	r1, [r0]
   121b4:	b	121d4 <tcgetattr@plt+0x162c>
   121b8:	movw	r0, #20660	; 0x50b4
   121bc:	movt	r0, #2
   121c0:	ldr	r0, [r0]
   121c4:	movw	r1, #20592	; 0x5070
   121c8:	movt	r1, #2
   121cc:	ldr	r1, [r1]
   121d0:	sub	r1, r1, r0
   121d4:	movw	r0, #12316	; 0x301c
   121d8:	movt	r0, #2
   121dc:	mov	r2, #0
   121e0:	bl	126d4 <tcgetattr@plt+0x1b2c>
   121e4:	ldr	r0, [r5]
   121e8:	cmp	r0, #0
   121ec:	beq	1232c <tcgetattr@plt+0x1784>
   121f0:	movw	r0, #12312	; 0x3018
   121f4:	movt	r0, #2
   121f8:	ldr	r0, [r0]
   121fc:	cmp	r0, #0
   12200:	blne	12044 <tcgetattr@plt+0x149c>
   12204:	movw	r0, #20684	; 0x50cc
   12208:	movt	r0, #2
   1220c:	ldr	r6, [r0]
   12210:	movw	r7, #20688	; 0x50d0
   12214:	movt	r7, #2
   12218:	ldr	r0, [r7]
   1221c:	mov	r5, #0
   12220:	cmp	r6, r0
   12224:	beq	12280 <tcgetattr@plt+0x16d8>
   12228:	movw	r4, #11015	; 0x2b07
   1222c:	movt	r4, #1
   12230:	movw	r8, #20680	; 0x50c8
   12234:	movt	r8, #2
   12238:	movw	sl, #20592	; 0x5070
   1223c:	movt	sl, #2
   12240:	ldr	r0, [r9]
   12244:	mov	r1, #1
   12248:	mov	r2, r4
   1224c:	bl	10b60 <__fprintf_chk@plt>
   12250:	ldr	r0, [r8]
   12254:	sub	r0, r6, r0
   12258:	clz	r0, r0
   1225c:	lsr	r2, r0, #5
   12260:	ldr	r0, [r6]
   12264:	ldr	r1, [sl]
   12268:	bl	126d4 <tcgetattr@plt+0x1b2c>
   1226c:	add	r5, r5, #1
   12270:	ldr	r6, [r6, #8]
   12274:	ldr	r0, [r7]
   12278:	cmp	r6, r0
   1227c:	bne	12240 <tcgetattr@plt+0x1698>
   12280:	movw	r7, #20516	; 0x5024
   12284:	movt	r7, #2
   12288:	ldr	r0, [r7]
   1228c:	cmp	r5, r0
   12290:	bcs	122bc <tcgetattr@plt+0x1714>
   12294:	movw	r4, #11148	; 0x2b8c
   12298:	movt	r4, #1
   1229c:	ldr	r0, [r9]
   122a0:	mov	r1, #1
   122a4:	mov	r2, r4
   122a8:	bl	10b60 <__fprintf_chk@plt>
   122ac:	add	r5, r5, #1
   122b0:	ldr	r0, [r7]
   122b4:	cmp	r5, r0
   122b8:	bcc	1229c <tcgetattr@plt+0x16f4>
   122bc:	bl	12044 <tcgetattr@plt+0x149c>
   122c0:	movw	sl, #11864	; 0x2e58
   122c4:	movt	sl, #2
   122c8:	ldr	r4, [r9]
   122cc:	movw	r0, #20660	; 0x50b4
   122d0:	movt	r0, #2
   122d4:	ldr	r5, [r0]
   122d8:	movw	r0, #20508	; 0x501c
   122dc:	movt	r0, #2
   122e0:	ldr	r1, [r0]
   122e4:	movw	r0, #12316	; 0x301c
   122e8:	movt	r0, #2
   122ec:	bl	11ce0 <tcgetattr@plt+0x1138>
   122f0:	add	r0, r5, r0
   122f4:	sub	r3, r0, #1
   122f8:	movw	r2, #11160	; 0x2b98
   122fc:	movt	r2, #1
   12300:	mov	r0, r4
   12304:	mov	r1, #1
   12308:	bl	10b60 <__fprintf_chk@plt>
   1230c:	ldr	r0, [r9]
   12310:	ldr	r1, [sl]
   12314:	ldr	r2, [sp]
   12318:	subs	r1, r1, r2
   1231c:	bne	12458 <tcgetattr@plt+0x18b0>
   12320:	sub	sp, fp, #28
   12324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12328:	b	10a34 <fflush@plt>
   1232c:	ldr	r0, [r4]
   12330:	cmp	r0, #0
   12334:	beq	122c8 <tcgetattr@plt+0x1720>
   12338:	movw	r0, #20660	; 0x50b4
   1233c:	movt	r0, #2
   12340:	ldr	r8, [r0]
   12344:	movw	r0, #20592	; 0x5070
   12348:	movt	r0, #2
   1234c:	ldr	r6, [r0]
   12350:	movw	r0, #20524	; 0x502c
   12354:	movt	r0, #2
   12358:	ldr	r4, [r0]
   1235c:	movw	r7, #20684	; 0x50cc
   12360:	movt	r7, #2
   12364:	ldr	r0, [r7]
   12368:	ldr	r0, [r0, #4]
   1236c:	cmp	r0, #0
   12370:	beq	12388 <tcgetattr@plt+0x17e0>
   12374:	movw	r0, #11120	; 0x2b70
   12378:	movt	r0, #1
   1237c:	mov	r1, #5
   12380:	mov	r2, #0
   12384:	bl	126d4 <tcgetattr@plt+0x1b2c>
   12388:	movw	r5, #20688	; 0x50d0
   1238c:	movt	r5, #2
   12390:	ldr	r0, [r5]
   12394:	ldr	r7, [r7]
   12398:	cmp	r7, r0
   1239c:	beq	1240c <tcgetattr@plt+0x1864>
   123a0:	sub	r0, r6, #4
   123a4:	sub	r0, r0, r8
   123a8:	sub	r6, r0, r4
   123ac:	movw	r9, #20680	; 0x50c8
   123b0:	movt	r9, #2
   123b4:	ldr	r4, [r7]
   123b8:	mov	r0, r4
   123bc:	bl	11ca0 <tcgetattr@plt+0x10f8>
   123c0:	mov	r1, r0
   123c4:	cmp	r0, r6
   123c8:	movcs	r1, r6
   123cc:	ldr	r0, [r9]
   123d0:	sub	r0, r7, r0
   123d4:	clz	r0, r0
   123d8:	lsr	r2, r0, #5
   123dc:	mov	r0, r4
   123e0:	bl	126d4 <tcgetattr@plt+0x1b2c>
   123e4:	ldr	r0, [r7]
   123e8:	bl	11ca0 <tcgetattr@plt+0x10f8>
   123ec:	subs	r6, r6, r0
   123f0:	beq	12408 <tcgetattr@plt+0x1860>
   123f4:	ldr	r0, [r5]
   123f8:	ldr	r7, [r7, #8]
   123fc:	cmp	r7, r0
   12400:	bne	123b4 <tcgetattr@plt+0x180c>
   12404:	b	1240c <tcgetattr@plt+0x1864>
   12408:	ldr	r0, [r5]
   1240c:	cmp	r0, #0
   12410:	movw	r9, #12296	; 0x3008
   12414:	movt	r9, #2
   12418:	beq	122c8 <tcgetattr@plt+0x1720>
   1241c:	ldr	r0, [r9]
   12420:	movw	r1, #20592	; 0x5070
   12424:	movt	r1, #2
   12428:	ldr	r1, [r1]
   1242c:	sub	r3, r1, #5
   12430:	movw	r2, #11153	; 0x2b91
   12434:	movt	r2, #1
   12438:	mov	r1, #1
   1243c:	bl	10b60 <__fprintf_chk@plt>
   12440:	movw	r0, #11122	; 0x2b72
   12444:	movt	r0, #1
   12448:	mov	r1, #5
   1244c:	mov	r2, #0
   12450:	bl	126d4 <tcgetattr@plt+0x1b2c>
   12454:	b	122c8 <tcgetattr@plt+0x1720>
   12458:	bl	10a7c <__stack_chk_fail@plt>
   1245c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12460:	add	fp, sp, #24
   12464:	sub	sp, sp, #8
   12468:	mov	r6, r1
   1246c:	mov	r5, r0
   12470:	movw	r8, #11864	; 0x2e58
   12474:	movt	r8, #2
   12478:	ldr	r0, [r8]
   1247c:	str	r0, [sp, #4]
   12480:	mov	r0, r1
   12484:	bl	10b18 <strlen@plt>
   12488:	mov	r7, r0
   1248c:	ldrb	r0, [r5]
   12490:	mov	r9, #0
   12494:	cmp	r0, #0
   12498:	beq	124d4 <tcgetattr@plt+0x192c>
   1249c:	movw	r4, #12288	; 0x3000
   124a0:	movt	r4, #2
   124a4:	ldr	r3, [r4]
   124a8:	mov	r0, r5
   124ac:	mov	r1, r6
   124b0:	mov	r2, r7
   124b4:	blx	r3
   124b8:	cmp	r0, #0
   124bc:	beq	124d0 <tcgetattr@plt+0x1928>
   124c0:	ldrb	r0, [r5, #1]!
   124c4:	cmp	r0, #0
   124c8:	bne	124a4 <tcgetattr@plt+0x18fc>
   124cc:	b	124d4 <tcgetattr@plt+0x192c>
   124d0:	mov	r9, r5
   124d4:	ldr	r0, [r8]
   124d8:	ldr	r1, [sp, #4]
   124dc:	subs	r0, r0, r1
   124e0:	moveq	r0, r9
   124e4:	subeq	sp, fp, #24
   124e8:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   124ec:	bl	10a7c <__stack_chk_fail@plt>
   124f0:	push	{fp, lr}
   124f4:	mov	fp, sp
   124f8:	sub	sp, sp, #8
   124fc:	movw	ip, #11864	; 0x2e58
   12500:	movt	ip, #2
   12504:	ldr	r3, [ip]
   12508:	str	r3, [sp, #4]
   1250c:	ldr	r3, [r2]
   12510:	cmp	r3, #0
   12514:	addne	r1, r3, #8
   12518:	str	r0, [r1]
   1251c:	ldr	r1, [r2]
   12520:	mov	r3, #0
   12524:	stmib	r0, {r1, r3}
   12528:	str	r0, [r2]
   1252c:	ldr	r0, [ip]
   12530:	ldr	r1, [sp, #4]
   12534:	subs	r0, r0, r1
   12538:	moveq	sp, fp
   1253c:	popeq	{fp, pc}
   12540:	bl	10a7c <__stack_chk_fail@plt>
   12544:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12548:	add	fp, sp, #24
   1254c:	sub	sp, sp, #8
   12550:	movw	r8, #11864	; 0x2e58
   12554:	movt	r8, #2
   12558:	ldr	r0, [r8]
   1255c:	str	r0, [sp, #4]
   12560:	movw	r0, #20516	; 0x5024
   12564:	movt	r0, #2
   12568:	ldr	r5, [r0]
   1256c:	cmp	r5, #0
   12570:	mov	r6, r5
   12574:	bne	125c4 <tcgetattr@plt+0x1a1c>
   12578:	movw	r0, #20660	; 0x50b4
   1257c:	movt	r0, #2
   12580:	ldr	r0, [r0]
   12584:	movw	r1, #20592	; 0x5070
   12588:	movt	r1, #2
   1258c:	ldr	r1, [r1]
   12590:	sub	r0, r1, r0
   12594:	movw	r1, #20524	; 0x502c
   12598:	movt	r1, #2
   1259c:	ldr	r1, [r1]
   125a0:	sub	r4, r0, r1
   125a4:	movw	r0, #11120	; 0x2b70
   125a8:	movt	r0, #1
   125ac:	bl	11ca0 <tcgetattr@plt+0x10f8>
   125b0:	sub	r4, r4, r0
   125b4:	movw	r0, #11122	; 0x2b72
   125b8:	movt	r0, #1
   125bc:	bl	11ca0 <tcgetattr@plt+0x10f8>
   125c0:	sub	r6, r4, r0
   125c4:	movw	r9, #20684	; 0x50cc
   125c8:	movt	r9, #2
   125cc:	ldr	r1, [r9]
   125d0:	movw	r4, #20688	; 0x50d0
   125d4:	movt	r4, #2
   125d8:	str	r1, [r4]
   125dc:	cmp	r1, #0
   125e0:	beq	126b0 <tcgetattr@plt+0x1b08>
   125e4:	mov	r7, #0
   125e8:	mov	r0, #1
   125ec:	cmp	r5, #0
   125f0:	bne	12614 <tcgetattr@plt+0x1a6c>
   125f4:	ldr	r0, [r1]
   125f8:	bl	11ca0 <tcgetattr@plt+0x10f8>
   125fc:	cmp	r0, r6
   12600:	mov	r0, r6
   12604:	bcs	12614 <tcgetattr@plt+0x1a6c>
   12608:	ldr	r0, [r4]
   1260c:	ldr	r0, [r0]
   12610:	bl	11ca0 <tcgetattr@plt+0x10f8>
   12614:	add	r7, r0, r7
   12618:	cmp	r7, r6
   1261c:	bhi	12634 <tcgetattr@plt+0x1a8c>
   12620:	ldr	r0, [r4]
   12624:	ldr	r1, [r0, #8]
   12628:	str	r1, [r4]
   1262c:	cmp	r1, #0
   12630:	bne	125e8 <tcgetattr@plt+0x1a40>
   12634:	ldr	r0, [r9]
   12638:	movw	r7, #20692	; 0x50d4
   1263c:	movt	r7, #2
   12640:	str	r0, [r7]
   12644:	cmp	r0, #0
   12648:	beq	126bc <tcgetattr@plt+0x1b14>
   1264c:	mov	r4, #0
   12650:	ldr	r1, [r0, #4]
   12654:	cmp	r1, #0
   12658:	beq	126bc <tcgetattr@plt+0x1b14>
   1265c:	mov	r0, #1
   12660:	cmp	r5, #0
   12664:	bne	1268c <tcgetattr@plt+0x1ae4>
   12668:	ldr	r0, [r1]
   1266c:	bl	11ca0 <tcgetattr@plt+0x10f8>
   12670:	cmp	r0, r6
   12674:	mov	r0, r6
   12678:	bcs	1268c <tcgetattr@plt+0x1ae4>
   1267c:	ldr	r0, [r7]
   12680:	ldr	r0, [r0, #4]
   12684:	ldr	r0, [r0]
   12688:	bl	11ca0 <tcgetattr@plt+0x10f8>
   1268c:	add	r4, r0, r4
   12690:	cmp	r4, r6
   12694:	bhi	126bc <tcgetattr@plt+0x1b14>
   12698:	ldr	r0, [r7]
   1269c:	ldr	r0, [r0, #4]
   126a0:	str	r0, [r7]
   126a4:	cmp	r0, #0
   126a8:	bne	12650 <tcgetattr@plt+0x1aa8>
   126ac:	b	126bc <tcgetattr@plt+0x1b14>
   126b0:	movw	r0, #20692	; 0x50d4
   126b4:	movt	r0, #2
   126b8:	str	r1, [r0]
   126bc:	ldr	r0, [r8]
   126c0:	ldr	r1, [sp, #4]
   126c4:	subs	r0, r0, r1
   126c8:	subeq	sp, fp, #24
   126cc:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   126d0:	bl	10a7c <__stack_chk_fail@plt>
   126d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126d8:	add	fp, sp, #28
   126dc:	sub	sp, sp, #12
   126e0:	mov	r5, r1
   126e4:	mov	r9, r0
   126e8:	movw	r1, #11864	; 0x2e58
   126ec:	movt	r1, #2
   126f0:	ldr	r0, [r1]
   126f4:	str	r0, [sp, #8]
   126f8:	cmp	r5, #5
   126fc:	bcs	12718 <tcgetattr@plt+0x1b70>
   12700:	ldr	r0, [r1]
   12704:	ldr	r1, [sp, #8]
   12708:	subs	r0, r0, r1
   1270c:	subeq	sp, fp, #28
   12710:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12714:	b	12800 <tcgetattr@plt+0x1c58>
   12718:	mov	r8, r2
   1271c:	sub	r1, r5, #3
   12720:	mov	r0, #1
   12724:	bl	10a10 <calloc@plt>
   12728:	cmp	r0, #0
   1272c:	beq	12804 <tcgetattr@plt+0x1c5c>
   12730:	mov	r4, r0
   12734:	sub	r7, r5, #4
   12738:	mov	r1, #32
   1273c:	mov	r2, r7
   12740:	bl	10b48 <memset@plt>
   12744:	mov	r0, #0
   12748:	strb	r0, [r4, r7]
   1274c:	mov	r0, r9
   12750:	bl	10b18 <strlen@plt>
   12754:	mov	r2, r0
   12758:	cmp	r0, r7
   1275c:	movcs	r2, r7
   12760:	mov	r0, r4
   12764:	mov	r1, r9
   12768:	bl	10a64 <memcpy@plt>
   1276c:	movw	sl, #11181	; 0x2bad
   12770:	movt	sl, #1
   12774:	movw	r0, #11016	; 0x2b08
   12778:	movt	r0, #1
   1277c:	cmp	r8, #1
   12780:	movne	sl, r0
   12784:	movw	r6, #11138	; 0x2b82
   12788:	movt	r6, #1
   1278c:	movne	r6, r0
   12790:	mov	r0, r9
   12794:	bl	11ca0 <tcgetattr@plt+0x10f8>
   12798:	cmp	r0, r5
   1279c:	bls	127b4 <tcgetattr@plt+0x1c0c>
   127a0:	sub	r0, r5, #8
   127a4:	cmp	r0, r7
   127a8:	movwcc	r1, #11822	; 0x2e2e
   127ac:	movtcc	r1, #11822	; 0x2e2e
   127b0:	strcc	r1, [r4, r0]
   127b4:	movw	r0, #12296	; 0x3008
   127b8:	movt	r0, #2
   127bc:	ldr	r0, [r0]
   127c0:	stm	sp, {r4, r6}
   127c4:	movw	r2, #11186	; 0x2bb2
   127c8:	movt	r2, #1
   127cc:	mov	r1, #1
   127d0:	mov	r3, sl
   127d4:	bl	10b60 <__fprintf_chk@plt>
   127d8:	movw	r0, #11864	; 0x2e58
   127dc:	movt	r0, #2
   127e0:	ldr	r0, [r0]
   127e4:	ldr	r1, [sp, #8]
   127e8:	subs	r0, r0, r1
   127ec:	bne	12800 <tcgetattr@plt+0x1c58>
   127f0:	mov	r0, r4
   127f4:	sub	sp, fp, #28
   127f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   127fc:	b	10a4c <free@plt>
   12800:	bl	10a7c <__stack_chk_fail@plt>
   12804:	movw	r0, #11167	; 0x2b9f
   12808:	movt	r0, #1
   1280c:	bl	11c58 <tcgetattr@plt+0x10b0>
   12810:	push	{r4, sl, fp, lr}
   12814:	add	fp, sp, #8
   12818:	sub	sp, sp, #8
   1281c:	mov	r1, r0
   12820:	movw	r4, #11864	; 0x2e58
   12824:	movt	r4, #2
   12828:	ldr	r0, [r4]
   1282c:	str	r0, [sp, #4]
   12830:	mov	r0, #0
   12834:	mov	r2, #1
   12838:	bl	10a28 <read@plt>
   1283c:	cmp	r0, #1
   12840:	bne	1285c <tcgetattr@plt+0x1cb4>
   12844:	ldr	r0, [r4]
   12848:	ldr	r1, [sp, #4]
   1284c:	subs	r0, r0, r1
   12850:	subeq	sp, fp, #8
   12854:	popeq	{r4, sl, fp, pc}
   12858:	bl	10a7c <__stack_chk_fail@plt>
   1285c:	movw	r0, #11197	; 0x2bbd
   12860:	movt	r0, #1
   12864:	bl	11c58 <tcgetattr@plt+0x10b0>
   12868:	push	{r4, sl, fp, lr}
   1286c:	add	fp, sp, #8
   12870:	sub	sp, sp, #8
   12874:	movw	ip, #11864	; 0x2e58
   12878:	movt	ip, #2
   1287c:	ldr	r1, [ip]
   12880:	str	r1, [sp, #4]
   12884:	movw	r1, #12316	; 0x301c
   12888:	movt	r1, #2
   1288c:	add	lr, r1, r0
   12890:	lsl	r1, r0, #1
   12894:	movw	r2, #20508	; 0x501c
   12898:	movt	r2, #2
   1289c:	ldr	r3, [r2]
   128a0:	mov	r2, r3
   128a4:	add	r3, r1, r3
   128a8:	cmp	r3, #0
   128ac:	blt	128c4 <tcgetattr@plt+0x1d1c>
   128b0:	add	r3, r2, r0
   128b4:	ldrb	r4, [lr, r2]
   128b8:	and	r4, r4, #192	; 0xc0
   128bc:	cmp	r4, #128	; 0x80
   128c0:	beq	128a0 <tcgetattr@plt+0x1cf8>
   128c4:	ldr	r1, [ip]
   128c8:	ldr	r3, [sp, #4]
   128cc:	subs	r1, r1, r3
   128d0:	addeq	r0, r0, r2
   128d4:	subeq	sp, fp, #8
   128d8:	popeq	{r4, sl, fp, pc}
   128dc:	bl	10a7c <__stack_chk_fail@plt>
   128e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128e4:	add	fp, sp, #28
   128e8:	sub	sp, sp, #4
   128ec:	mov	r4, r1
   128f0:	mov	r8, r0
   128f4:	movw	sl, #11864	; 0x2e58
   128f8:	movt	sl, #2
   128fc:	ldr	r0, [sl]
   12900:	str	r0, [sp]
   12904:	movw	r6, #12316	; 0x301c
   12908:	movt	r6, #2
   1290c:	mov	r0, r6
   12910:	bl	10b18 <strlen@plt>
   12914:	add	r0, r0, r4
   12918:	mov	r1, #0
   1291c:	cmp	r1, r0, lsr #13
   12920:	beq	1293c <tcgetattr@plt+0x1d94>
   12924:	ldr	r0, [sl]
   12928:	ldr	r1, [sp]
   1292c:	subs	r0, r0, r1
   12930:	subeq	sp, fp, #28
   12934:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12938:	b	129a4 <tcgetattr@plt+0x1dfc>
   1293c:	mov	r0, #8192	; 0x2000
   12940:	cmp	r4, #0
   12944:	rsbgt	r0, r4, #8192	; 0x2000
   12948:	movw	r9, #20508	; 0x501c
   1294c:	movt	r9, #2
   12950:	ldr	r1, [r9]
   12954:	sub	r2, r0, r1
   12958:	add	r7, r6, r1
   1295c:	add	r5, r1, r4
   12960:	add	r0, r6, r5
   12964:	mov	r1, r7
   12968:	bl	10a40 <memmove@plt>
   1296c:	cmp	r4, #1
   12970:	blt	12984 <tcgetattr@plt+0x1ddc>
   12974:	mov	r0, r7
   12978:	mov	r1, r8
   1297c:	mov	r2, r4
   12980:	bl	10a64 <memcpy@plt>
   12984:	str	r5, [r9]
   12988:	ldr	r0, [sl]
   1298c:	ldr	r1, [sp]
   12990:	subs	r0, r0, r1
   12994:	bne	129a4 <tcgetattr@plt+0x1dfc>
   12998:	sub	sp, fp, #28
   1299c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129a0:	b	11d64 <tcgetattr@plt+0x11bc>
   129a4:	bl	10a7c <__stack_chk_fail@plt>
   129a8:	push	{r4, sl, fp, lr}
   129ac:	add	fp, sp, #8
   129b0:	sub	sp, sp, #8
   129b4:	movw	r4, #11864	; 0x2e58
   129b8:	movt	r4, #2
   129bc:	ldr	r0, [r4]
   129c0:	str	r0, [sp, #4]
   129c4:	movw	r0, #12296	; 0x3008
   129c8:	movt	r0, #2
   129cc:	ldr	r0, [r0]
   129d0:	movw	r1, #12312	; 0x3018
   129d4:	movt	r1, #2
   129d8:	ldr	r1, [r1]
   129dc:	cmp	r1, #0
   129e0:	beq	129f0 <tcgetattr@plt+0x1e48>
   129e4:	movw	r2, #11211	; 0x2bcb
   129e8:	movt	r2, #1
   129ec:	b	129f8 <tcgetattr@plt+0x1e50>
   129f0:	movw	r2, #11015	; 0x2b07
   129f4:	movt	r2, #1
   129f8:	mov	r1, #1
   129fc:	bl	10b60 <__fprintf_chk@plt>
   12a00:	ldr	r0, [r4]
   12a04:	ldr	r1, [sp, #4]
   12a08:	subs	r0, r0, r1
   12a0c:	bne	12a2c <tcgetattr@plt+0x1e84>
   12a10:	movw	r2, #20528	; 0x5030
   12a14:	movt	r2, #2
   12a18:	mov	r0, #0
   12a1c:	mov	r1, #0
   12a20:	sub	sp, fp, #8
   12a24:	pop	{r4, sl, fp, lr}
   12a28:	b	10aac <tcsetattr@plt>
   12a2c:	bl	10a7c <__stack_chk_fail@plt>
   12a30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12a34:	mov	r7, r0
   12a38:	ldr	r6, [pc, #72]	; 12a88 <tcgetattr@plt+0x1ee0>
   12a3c:	ldr	r5, [pc, #72]	; 12a8c <tcgetattr@plt+0x1ee4>
   12a40:	add	r6, pc, r6
   12a44:	add	r5, pc, r5
   12a48:	sub	r6, r6, r5
   12a4c:	mov	r8, r1
   12a50:	mov	r9, r2
   12a54:	bl	109f0 <calloc@plt-0x20>
   12a58:	asrs	r6, r6, #2
   12a5c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12a60:	mov	r4, #0
   12a64:	add	r4, r4, #1
   12a68:	ldr	r3, [r5], #4
   12a6c:	mov	r2, r9
   12a70:	mov	r1, r8
   12a74:	mov	r0, r7
   12a78:	blx	r3
   12a7c:	cmp	r6, r4
   12a80:	bne	12a64 <tcgetattr@plt+0x1ebc>
   12a84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12a88:	andeq	r0, r1, ip, lsl #8
   12a8c:	andeq	r0, r1, r4, lsl #8
   12a90:	bx	lr

Disassembly of section .fini:

00012a94 <.fini>:
   12a94:	push	{r3, lr}
   12a98:	pop	{r3, pc}
