
First_car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012038  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  08012208  08012208  00022208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012808  08012808  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  08012808  08012808  00022808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012810  08012810  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012810  08012810  00022810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012814  08012814  00022814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08012818  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001a064  200001f8  08012a10  000301f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2001a25c  08012a10  0003a25c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022d45  00000000  00000000  0003026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000555e  00000000  00000000  00052fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e80  00000000  00000000  00058510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000179a  00000000  00000000  0005a390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028584  00000000  00000000  0005bb2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028630  00000000  00000000  000840ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e70a1  00000000  00000000  000ac6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009254  00000000  00000000  00193780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0019c9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080121f0 	.word	0x080121f0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	080121f0 	.word	0x080121f0

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20019b40 	.word	0x20019b40
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2uiz>:
 8000c88:	004a      	lsls	r2, r1, #1
 8000c8a:	d211      	bcs.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c90:	d211      	bcs.n	8000cb6 <__aeabi_d2uiz+0x2e>
 8000c92:	d50d      	bpl.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c9c:	d40e      	bmi.n	8000cbc <__aeabi_d2uiz+0x34>
 8000c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000caa:	fa23 f002 	lsr.w	r0, r3, r2
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cba:	d102      	bne.n	8000cc2 <__aeabi_d2uiz+0x3a>
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	4770      	bx	lr
 8000cc2:	f04f 0000 	mov.w	r0, #0
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2f>:
 8000cc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ccc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000cd0:	bf24      	itt	cs
 8000cd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000cd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000cda:	d90d      	bls.n	8000cf8 <__aeabi_d2f+0x30>
 8000cdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ce0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ce4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ce8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cfc:	d121      	bne.n	8000d42 <__aeabi_d2f+0x7a>
 8000cfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d02:	bfbc      	itt	lt
 8000d04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d08:	4770      	bxlt	lr
 8000d0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d12:	f1c2 0218 	rsb	r2, r2, #24
 8000d16:	f1c2 0c20 	rsb	ip, r2, #32
 8000d1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d22:	bf18      	it	ne
 8000d24:	f040 0001 	orrne.w	r0, r0, #1
 8000d28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d34:	ea40 000c 	orr.w	r0, r0, ip
 8000d38:	fa23 f302 	lsr.w	r3, r3, r2
 8000d3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d40:	e7cc      	b.n	8000cdc <__aeabi_d2f+0x14>
 8000d42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d46:	d107      	bne.n	8000d58 <__aeabi_d2f+0x90>
 8000d48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d56:	4770      	bxne	lr
 8000d58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b970 	b.w	8001060 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f806 	bl	8000d98 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__udivmoddi4>:
 8000d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d9c:	9e08      	ldr	r6, [sp, #32]
 8000d9e:	460d      	mov	r5, r1
 8000da0:	4604      	mov	r4, r0
 8000da2:	460f      	mov	r7, r1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d14a      	bne.n	8000e3e <__udivmoddi4+0xa6>
 8000da8:	428a      	cmp	r2, r1
 8000daa:	4694      	mov	ip, r2
 8000dac:	d965      	bls.n	8000e7a <__udivmoddi4+0xe2>
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	b143      	cbz	r3, 8000dc6 <__udivmoddi4+0x2e>
 8000db4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000db8:	f1c3 0220 	rsb	r2, r3, #32
 8000dbc:	409f      	lsls	r7, r3
 8000dbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc2:	4317      	orrs	r7, r2
 8000dc4:	409c      	lsls	r4, r3
 8000dc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000dca:	fa1f f58c 	uxth.w	r5, ip
 8000dce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dd2:	0c22      	lsrs	r2, r4, #16
 8000dd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ddc:	fb01 f005 	mul.w	r0, r1, r5
 8000de0:	4290      	cmp	r0, r2
 8000de2:	d90a      	bls.n	8000dfa <__udivmoddi4+0x62>
 8000de4:	eb1c 0202 	adds.w	r2, ip, r2
 8000de8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dec:	f080 811c 	bcs.w	8001028 <__udivmoddi4+0x290>
 8000df0:	4290      	cmp	r0, r2
 8000df2:	f240 8119 	bls.w	8001028 <__udivmoddi4+0x290>
 8000df6:	3902      	subs	r1, #2
 8000df8:	4462      	add	r2, ip
 8000dfa:	1a12      	subs	r2, r2, r0
 8000dfc:	b2a4      	uxth	r4, r4
 8000dfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0a:	fb00 f505 	mul.w	r5, r0, r5
 8000e0e:	42a5      	cmp	r5, r4
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x90>
 8000e12:	eb1c 0404 	adds.w	r4, ip, r4
 8000e16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1a:	f080 8107 	bcs.w	800102c <__udivmoddi4+0x294>
 8000e1e:	42a5      	cmp	r5, r4
 8000e20:	f240 8104 	bls.w	800102c <__udivmoddi4+0x294>
 8000e24:	4464      	add	r4, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e2c:	1b64      	subs	r4, r4, r5
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11e      	cbz	r6, 8000e3a <__udivmoddi4+0xa2>
 8000e32:	40dc      	lsrs	r4, r3
 8000e34:	2300      	movs	r3, #0
 8000e36:	e9c6 4300 	strd	r4, r3, [r6]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0xbc>
 8000e42:	2e00      	cmp	r6, #0
 8000e44:	f000 80ed 	beq.w	8001022 <__udivmoddi4+0x28a>
 8000e48:	2100      	movs	r1, #0
 8000e4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000e4e:	4608      	mov	r0, r1
 8000e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e54:	fab3 f183 	clz	r1, r3
 8000e58:	2900      	cmp	r1, #0
 8000e5a:	d149      	bne.n	8000ef0 <__udivmoddi4+0x158>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	d302      	bcc.n	8000e66 <__udivmoddi4+0xce>
 8000e60:	4282      	cmp	r2, r0
 8000e62:	f200 80f8 	bhi.w	8001056 <__udivmoddi4+0x2be>
 8000e66:	1a84      	subs	r4, r0, r2
 8000e68:	eb65 0203 	sbc.w	r2, r5, r3
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	4617      	mov	r7, r2
 8000e70:	2e00      	cmp	r6, #0
 8000e72:	d0e2      	beq.n	8000e3a <__udivmoddi4+0xa2>
 8000e74:	e9c6 4700 	strd	r4, r7, [r6]
 8000e78:	e7df      	b.n	8000e3a <__udivmoddi4+0xa2>
 8000e7a:	b902      	cbnz	r2, 8000e7e <__udivmoddi4+0xe6>
 8000e7c:	deff      	udf	#255	; 0xff
 8000e7e:	fab2 f382 	clz	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 8090 	bne.w	8000fa8 <__udivmoddi4+0x210>
 8000e88:	1a8a      	subs	r2, r1, r2
 8000e8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	2101      	movs	r1, #1
 8000e94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e98:	fb07 2015 	mls	r0, r7, r5, r2
 8000e9c:	0c22      	lsrs	r2, r4, #16
 8000e9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ea2:	fb0e f005 	mul.w	r0, lr, r5
 8000ea6:	4290      	cmp	r0, r2
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x124>
 8000eaa:	eb1c 0202 	adds.w	r2, ip, r2
 8000eae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x122>
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	f200 80cb 	bhi.w	8001050 <__udivmoddi4+0x2b8>
 8000eba:	4645      	mov	r5, r8
 8000ebc:	1a12      	subs	r2, r2, r0
 8000ebe:	b2a4      	uxth	r4, r4
 8000ec0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ec4:	fb07 2210 	mls	r2, r7, r0, r2
 8000ec8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ecc:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed0:	45a6      	cmp	lr, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x14e>
 8000ed4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000edc:	d202      	bcs.n	8000ee4 <__udivmoddi4+0x14c>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f200 80bb 	bhi.w	800105a <__udivmoddi4+0x2c2>
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	eba4 040e 	sub.w	r4, r4, lr
 8000eea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eee:	e79f      	b.n	8000e30 <__udivmoddi4+0x98>
 8000ef0:	f1c1 0720 	rsb	r7, r1, #32
 8000ef4:	408b      	lsls	r3, r1
 8000ef6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000efe:	fa05 f401 	lsl.w	r4, r5, r1
 8000f02:	fa20 f307 	lsr.w	r3, r0, r7
 8000f06:	40fd      	lsrs	r5, r7
 8000f08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f0c:	4323      	orrs	r3, r4
 8000f0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f12:	fa1f fe8c 	uxth.w	lr, ip
 8000f16:	fb09 5518 	mls	r5, r9, r8, r5
 8000f1a:	0c1c      	lsrs	r4, r3, #16
 8000f1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f20:	fb08 f50e 	mul.w	r5, r8, lr
 8000f24:	42a5      	cmp	r5, r4
 8000f26:	fa02 f201 	lsl.w	r2, r2, r1
 8000f2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000f2e:	d90b      	bls.n	8000f48 <__udivmoddi4+0x1b0>
 8000f30:	eb1c 0404 	adds.w	r4, ip, r4
 8000f34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f38:	f080 8088 	bcs.w	800104c <__udivmoddi4+0x2b4>
 8000f3c:	42a5      	cmp	r5, r4
 8000f3e:	f240 8085 	bls.w	800104c <__udivmoddi4+0x2b4>
 8000f42:	f1a8 0802 	sub.w	r8, r8, #2
 8000f46:	4464      	add	r4, ip
 8000f48:	1b64      	subs	r4, r4, r5
 8000f4a:	b29d      	uxth	r5, r3
 8000f4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f50:	fb09 4413 	mls	r4, r9, r3, r4
 8000f54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f5c:	45a6      	cmp	lr, r4
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x1da>
 8000f60:	eb1c 0404 	adds.w	r4, ip, r4
 8000f64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f68:	d26c      	bcs.n	8001044 <__udivmoddi4+0x2ac>
 8000f6a:	45a6      	cmp	lr, r4
 8000f6c:	d96a      	bls.n	8001044 <__udivmoddi4+0x2ac>
 8000f6e:	3b02      	subs	r3, #2
 8000f70:	4464      	add	r4, ip
 8000f72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f76:	fba3 9502 	umull	r9, r5, r3, r2
 8000f7a:	eba4 040e 	sub.w	r4, r4, lr
 8000f7e:	42ac      	cmp	r4, r5
 8000f80:	46c8      	mov	r8, r9
 8000f82:	46ae      	mov	lr, r5
 8000f84:	d356      	bcc.n	8001034 <__udivmoddi4+0x29c>
 8000f86:	d053      	beq.n	8001030 <__udivmoddi4+0x298>
 8000f88:	b156      	cbz	r6, 8000fa0 <__udivmoddi4+0x208>
 8000f8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f92:	fa04 f707 	lsl.w	r7, r4, r7
 8000f96:	40ca      	lsrs	r2, r1
 8000f98:	40cc      	lsrs	r4, r1
 8000f9a:	4317      	orrs	r7, r2
 8000f9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa8:	f1c3 0120 	rsb	r1, r3, #32
 8000fac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000fb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000fb8:	409d      	lsls	r5, r3
 8000fba:	432a      	orrs	r2, r5
 8000fbc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc0:	fa1f fe8c 	uxth.w	lr, ip
 8000fc4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fc8:	fb07 1510 	mls	r5, r7, r0, r1
 8000fcc:	0c11      	lsrs	r1, r2, #16
 8000fce:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fd2:	fb00 f50e 	mul.w	r5, r0, lr
 8000fd6:	428d      	cmp	r5, r1
 8000fd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x258>
 8000fde:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fe6:	d22f      	bcs.n	8001048 <__udivmoddi4+0x2b0>
 8000fe8:	428d      	cmp	r5, r1
 8000fea:	d92d      	bls.n	8001048 <__udivmoddi4+0x2b0>
 8000fec:	3802      	subs	r0, #2
 8000fee:	4461      	add	r1, ip
 8000ff0:	1b49      	subs	r1, r1, r5
 8000ff2:	b292      	uxth	r2, r2
 8000ff4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ff8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	fb05 f10e 	mul.w	r1, r5, lr
 8001004:	4291      	cmp	r1, r2
 8001006:	d908      	bls.n	800101a <__udivmoddi4+0x282>
 8001008:	eb1c 0202 	adds.w	r2, ip, r2
 800100c:	f105 38ff 	add.w	r8, r5, #4294967295
 8001010:	d216      	bcs.n	8001040 <__udivmoddi4+0x2a8>
 8001012:	4291      	cmp	r1, r2
 8001014:	d914      	bls.n	8001040 <__udivmoddi4+0x2a8>
 8001016:	3d02      	subs	r5, #2
 8001018:	4462      	add	r2, ip
 800101a:	1a52      	subs	r2, r2, r1
 800101c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001020:	e738      	b.n	8000e94 <__udivmoddi4+0xfc>
 8001022:	4631      	mov	r1, r6
 8001024:	4630      	mov	r0, r6
 8001026:	e708      	b.n	8000e3a <__udivmoddi4+0xa2>
 8001028:	4639      	mov	r1, r7
 800102a:	e6e6      	b.n	8000dfa <__udivmoddi4+0x62>
 800102c:	4610      	mov	r0, r2
 800102e:	e6fb      	b.n	8000e28 <__udivmoddi4+0x90>
 8001030:	4548      	cmp	r0, r9
 8001032:	d2a9      	bcs.n	8000f88 <__udivmoddi4+0x1f0>
 8001034:	ebb9 0802 	subs.w	r8, r9, r2
 8001038:	eb65 0e0c 	sbc.w	lr, r5, ip
 800103c:	3b01      	subs	r3, #1
 800103e:	e7a3      	b.n	8000f88 <__udivmoddi4+0x1f0>
 8001040:	4645      	mov	r5, r8
 8001042:	e7ea      	b.n	800101a <__udivmoddi4+0x282>
 8001044:	462b      	mov	r3, r5
 8001046:	e794      	b.n	8000f72 <__udivmoddi4+0x1da>
 8001048:	4640      	mov	r0, r8
 800104a:	e7d1      	b.n	8000ff0 <__udivmoddi4+0x258>
 800104c:	46d0      	mov	r8, sl
 800104e:	e77b      	b.n	8000f48 <__udivmoddi4+0x1b0>
 8001050:	3d02      	subs	r5, #2
 8001052:	4462      	add	r2, ip
 8001054:	e732      	b.n	8000ebc <__udivmoddi4+0x124>
 8001056:	4608      	mov	r0, r1
 8001058:	e70a      	b.n	8000e70 <__udivmoddi4+0xd8>
 800105a:	4464      	add	r4, ip
 800105c:	3802      	subs	r0, #2
 800105e:	e742      	b.n	8000ee6 <__udivmoddi4+0x14e>

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <GPSSPEED_voidBuildMsg>:
#include <stdio.h>
#include "Build_msg.h"


void GPSSPEED_voidBuildMsg(uint8_t* Msg_Array,double Copy_doubleGPS_Longitude,double Copy_doubleGPS_Latitude,uint16_t Copy_uint16Speed)
{
 8001064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001068:	b092      	sub	sp, #72	; 0x48
 800106a:	af02      	add	r7, sp, #8
 800106c:	6178      	str	r0, [r7, #20]
 800106e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001072:	ed87 1b00 	vstr	d1, [r7]
 8001076:	460b      	mov	r3, r1
 8001078:	827b      	strh	r3, [r7, #18]
 800107a:	466b      	mov	r3, sp
 800107c:	469a      	mov	sl, r3

	uint8_t Local_uint8LatitudeArr[11];
	uint8_t Local_uint8LongitudeArr[11];
	uint8_t Local_uint8SpeedElements;

	uint8_t Local_uint8Counter=0;
 800107e:	2300      	movs	r3, #0
 8001080:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	if(Copy_uint16Speed<10)
 8001084:	8a7b      	ldrh	r3, [r7, #18]
 8001086:	2b09      	cmp	r3, #9
 8001088:	d803      	bhi.n	8001092 <GPSSPEED_voidBuildMsg+0x2e>
	{
		Local_uint8SpeedElements=1;
 800108a:	2301      	movs	r3, #1
 800108c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001090:	e014      	b.n	80010bc <GPSSPEED_voidBuildMsg+0x58>
	}
	else if(Copy_uint16Speed<100)
 8001092:	8a7b      	ldrh	r3, [r7, #18]
 8001094:	2b63      	cmp	r3, #99	; 0x63
 8001096:	d803      	bhi.n	80010a0 <GPSSPEED_voidBuildMsg+0x3c>
	{
		Local_uint8SpeedElements=2;
 8001098:	2302      	movs	r3, #2
 800109a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800109e:	e00d      	b.n	80010bc <GPSSPEED_voidBuildMsg+0x58>
	}
	else if((Copy_uint16Speed>100) && (Copy_uint16Speed<1000))
 80010a0:	8a7b      	ldrh	r3, [r7, #18]
 80010a2:	2b64      	cmp	r3, #100	; 0x64
 80010a4:	d907      	bls.n	80010b6 <GPSSPEED_voidBuildMsg+0x52>
 80010a6:	8a7b      	ldrh	r3, [r7, #18]
 80010a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010ac:	d203      	bcs.n	80010b6 <GPSSPEED_voidBuildMsg+0x52>
	{
		Local_uint8SpeedElements=3;
 80010ae:	2303      	movs	r3, #3
 80010b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80010b4:	e002      	b.n	80010bc <GPSSPEED_voidBuildMsg+0x58>
	}
	else
	{
		Local_uint8SpeedElements=4;
 80010b6:	2304      	movs	r3, #4
 80010b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	uint8_t Local_uint8SpeedArr[Local_uint8SpeedElements+1];
 80010bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80010c0:	1c5e      	adds	r6, r3, #1
 80010c2:	1e73      	subs	r3, r6, #1
 80010c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80010c6:	4632      	mov	r2, r6
 80010c8:	2300      	movs	r3, #0
 80010ca:	4690      	mov	r8, r2
 80010cc:	4699      	mov	r9, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010e2:	4632      	mov	r2, r6
 80010e4:	2300      	movs	r3, #0
 80010e6:	4614      	mov	r4, r2
 80010e8:	461d      	mov	r5, r3
 80010ea:	f04f 0200 	mov.w	r2, #0
 80010ee:	f04f 0300 	mov.w	r3, #0
 80010f2:	00eb      	lsls	r3, r5, #3
 80010f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010f8:	00e2      	lsls	r2, r4, #3
 80010fa:	4633      	mov	r3, r6
 80010fc:	3307      	adds	r3, #7
 80010fe:	08db      	lsrs	r3, r3, #3
 8001100:	00db      	lsls	r3, r3, #3
 8001102:	ebad 0d03 	sub.w	sp, sp, r3
 8001106:	ab02      	add	r3, sp, #8
 8001108:	3300      	adds	r3, #0
 800110a:	637b      	str	r3, [r7, #52]	; 0x34

	/*Putting the lat and lon in a string form to be sent to the esp*/
	snprintf(&Local_uint8LongitudeArr,sizeof(Local_uint8LongitudeArr),"%.6f",Copy_doubleGPS_Longitude);
 800110c:	f107 001c 	add.w	r0, r7, #28
 8001110:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001114:	e9cd 2300 	strd	r2, r3, [sp]
 8001118:	4a50      	ldr	r2, [pc, #320]	; (800125c <GPSSPEED_voidBuildMsg+0x1f8>)
 800111a:	210b      	movs	r1, #11
 800111c:	f00d ff66 	bl	800efec <sniprintf>
	snprintf(&Local_uint8LatitudeArr,sizeof(Local_uint8LatitudeArr),"%.6f",Copy_doubleGPS_Latitude);
 8001120:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001128:	e9cd 2300 	strd	r2, r3, [sp]
 800112c:	4a4b      	ldr	r2, [pc, #300]	; (800125c <GPSSPEED_voidBuildMsg+0x1f8>)
 800112e:	210b      	movs	r1, #11
 8001130:	f00d ff5c 	bl	800efec <sniprintf>

	snprintf(&Local_uint8SpeedArr,sizeof(Local_uint8SpeedArr),"%d",Copy_uint16Speed);
 8001134:	4631      	mov	r1, r6
 8001136:	8a7b      	ldrh	r3, [r7, #18]
 8001138:	4a49      	ldr	r2, [pc, #292]	; (8001260 <GPSSPEED_voidBuildMsg+0x1fc>)
 800113a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800113c:	f00d ff56 	bl	800efec <sniprintf>

	Msg_Array[0]='#';
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	2223      	movs	r2, #35	; 0x23
 8001144:	701a      	strb	r2, [r3, #0]
	Msg_Array[1]=Local_uint8LongitudeArr[0];
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3301      	adds	r3, #1
 800114a:	7f3a      	ldrb	r2, [r7, #28]
 800114c:	701a      	strb	r2, [r3, #0]
	Msg_Array[2]=Local_uint8LongitudeArr[1];
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3302      	adds	r3, #2
 8001152:	7f7a      	ldrb	r2, [r7, #29]
 8001154:	701a      	strb	r2, [r3, #0]
	Msg_Array[3]=Local_uint8LongitudeArr[2];
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3303      	adds	r3, #3
 800115a:	7fba      	ldrb	r2, [r7, #30]
 800115c:	701a      	strb	r2, [r3, #0]
	Msg_Array[4]=Local_uint8LongitudeArr[3];
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	3304      	adds	r3, #4
 8001162:	7ffa      	ldrb	r2, [r7, #31]
 8001164:	701a      	strb	r2, [r3, #0]

	Msg_Array[5]=Local_uint8LongitudeArr[4];
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	3305      	adds	r3, #5
 800116a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800116e:	701a      	strb	r2, [r3, #0]
	Msg_Array[6]=Local_uint8LongitudeArr[5];
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	3306      	adds	r3, #6
 8001174:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001178:	701a      	strb	r2, [r3, #0]
	Msg_Array[7]=Local_uint8LongitudeArr[6];
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3307      	adds	r3, #7
 800117e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001182:	701a      	strb	r2, [r3, #0]
	Msg_Array[8]=Local_uint8LongitudeArr[7];
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	3308      	adds	r3, #8
 8001188:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800118c:	701a      	strb	r2, [r3, #0]
	Msg_Array[9]=Local_uint8LongitudeArr[8];
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	3309      	adds	r3, #9
 8001192:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001196:	701a      	strb	r2, [r3, #0]

	Msg_Array[10]='*';
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	330a      	adds	r3, #10
 800119c:	222a      	movs	r2, #42	; 0x2a
 800119e:	701a      	strb	r2, [r3, #0]

	Msg_Array[11]= Local_uint8LatitudeArr[0];
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	330b      	adds	r3, #11
 80011a4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80011a8:	701a      	strb	r2, [r3, #0]
	Msg_Array[12]= Local_uint8LatitudeArr[1];
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	330c      	adds	r3, #12
 80011ae:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80011b2:	701a      	strb	r2, [r3, #0]
	Msg_Array[13]= Local_uint8LatitudeArr[2];
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	330d      	adds	r3, #13
 80011b8:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80011bc:	701a      	strb	r2, [r3, #0]
	Msg_Array[14]= Local_uint8LatitudeArr[3];
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	330e      	adds	r3, #14
 80011c2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80011c6:	701a      	strb	r2, [r3, #0]
	Msg_Array[15]= Local_uint8LatitudeArr[4];
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	330f      	adds	r3, #15
 80011cc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80011d0:	701a      	strb	r2, [r3, #0]
	Msg_Array[16]= Local_uint8LatitudeArr[5];
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3310      	adds	r3, #16
 80011d6:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80011da:	701a      	strb	r2, [r3, #0]
	Msg_Array[17]= Local_uint8LatitudeArr[6];
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	3311      	adds	r3, #17
 80011e0:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80011e4:	701a      	strb	r2, [r3, #0]
	Msg_Array[18]= Local_uint8LatitudeArr[7];
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3312      	adds	r3, #18
 80011ea:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80011ee:	701a      	strb	r2, [r3, #0]
	Msg_Array[19]= Local_uint8LatitudeArr[8];
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3313      	adds	r3, #19
 80011f4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80011f8:	701a      	strb	r2, [r3, #0]

	Msg_Array[20]= '&';
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	3314      	adds	r3, #20
 80011fe:	2226      	movs	r2, #38	; 0x26
 8001200:	701a      	strb	r2, [r3, #0]


	for(Local_uint8Counter;Local_uint8Counter<Local_uint8SpeedElements;Local_uint8Counter++)
 8001202:	e00f      	b.n	8001224 <GPSSPEED_voidBuildMsg+0x1c0>
	{
		Msg_Array[21+Local_uint8Counter]=Local_uint8SpeedArr[Local_uint8Counter];
 8001204:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8001208:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800120c:	3315      	adds	r3, #21
 800120e:	4619      	mov	r1, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	440b      	add	r3, r1
 8001214:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001216:	5c8a      	ldrb	r2, [r1, r2]
 8001218:	701a      	strb	r2, [r3, #0]
	for(Local_uint8Counter;Local_uint8Counter<Local_uint8SpeedElements;Local_uint8Counter++)
 800121a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800121e:	3301      	adds	r3, #1
 8001220:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001224:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8001228:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800122c:	429a      	cmp	r2, r3
 800122e:	d3e9      	bcc.n	8001204 <GPSSPEED_voidBuildMsg+0x1a0>
	}

	Msg_Array[21+Local_uint8Counter]='^';
 8001230:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001234:	3315      	adds	r3, #21
 8001236:	461a      	mov	r2, r3
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	4413      	add	r3, r2
 800123c:	225e      	movs	r2, #94	; 0x5e
 800123e:	701a      	strb	r2, [r3, #0]
	Msg_Array[22+Local_uint8Counter]='!';
 8001240:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001244:	3316      	adds	r3, #22
 8001246:	461a      	mov	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	4413      	add	r3, r2
 800124c:	2221      	movs	r2, #33	; 0x21
 800124e:	701a      	strb	r2, [r3, #0]
 8001250:	46d5      	mov	sp, sl

}
 8001252:	bf00      	nop
 8001254:	3740      	adds	r7, #64	; 0x40
 8001256:	46bd      	mov	sp, r7
 8001258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800125c:	08012208 	.word	0x08012208
 8001260:	08012210 	.word	0x08012210

08001264 <Buzzer_voidHighSound>:
#endif


}
void Buzzer_voidHighSound(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0


#endif
#elif Buzzer_Timer_Connected == TIMER12
#if Buzzer_TimerChannel_Connected == TIMER_CHANNEL_1
	TIM12->CCR1=99;
 8001268:	4b04      	ldr	r3, [pc, #16]	; (800127c <Buzzer_voidHighSound+0x18>)
 800126a:	2263      	movs	r2, #99	; 0x63
 800126c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 800126e:	2100      	movs	r1, #0
 8001270:	4803      	ldr	r0, [pc, #12]	; (8001280 <Buzzer_voidHighSound+0x1c>)
 8001272:	f005 ff65 	bl	8007140 <HAL_TIM_PWM_Start>

#endif



}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40001800 	.word	0x40001800
 8001280:	20000700 	.word	0x20000700

08001284 <Buzzer_voidStop>:

void Buzzer_voidStop(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
#endif

#elif Buzzer_Timer_Connected == TIMER12
#if Buzzer_TimerChannel_Connected == TIMER_CHANNEL_1

	HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_1);
 8001288:	2100      	movs	r1, #0
 800128a:	4802      	ldr	r0, [pc, #8]	; (8001294 <Buzzer_voidStop+0x10>)
 800128c:	f006 f820 	bl	80072d0 <HAL_TIM_PWM_Stop>




#endif
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000700 	.word	0x20000700

08001298 <HAL_TIM_IC_CaptureCallback>:


/***************************************Interrupts_Call_Backs********************************************************/

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 || htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2))
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a8:	d10c      	bne.n	80012c4 <HAL_TIM_IC_CaptureCallback+0x2c>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7f1b      	ldrb	r3, [r3, #28]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d003      	beq.n	80012ba <HAL_TIM_IC_CaptureCallback+0x22>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	7f1b      	ldrb	r3, [r3, #28]
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d104      	bne.n	80012c4 <HAL_TIM_IC_CaptureCallback+0x2c>
	{
		edges_counter++;
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x38>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	3301      	adds	r3, #1
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <HAL_TIM_IC_CaptureCallback+0x38>)
 80012c2:	6013      	str	r3, [r2, #0]
	}
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	20000214 	.word	0x20000214

080012d4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af02      	add	r7, sp, #8
 80012da:	6078      	str	r0, [r7, #4]
	/* ESP Interrupt */
	if(huart->Instance==UART4)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a2c      	ldr	r2, [pc, #176]	; (8001394 <HAL_UART_RxCpltCallback+0xc0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d126      	bne.n	8001334 <HAL_UART_RxCpltCallback+0x60>
	{
		/* Reactivating the interrupt */
		HAL_UART_Receive_IT(&huart4,&ESP_Recieved_Char,2);
 80012e6:	2202      	movs	r2, #2
 80012e8:	492b      	ldr	r1, [pc, #172]	; (8001398 <HAL_UART_RxCpltCallback+0xc4>)
 80012ea:	482c      	ldr	r0, [pc, #176]	; (800139c <HAL_UART_RxCpltCallback+0xc8>)
 80012ec:	f007 f96b 	bl	80085c6 <HAL_UART_Receive_IT>

		if((ESP_Recieved_Char == Notify_TASK_RaspSend_Overtake_Clear) || (ESP_Recieved_Char == Notify_TASK_RaspSend_Overtake_NotClear))
 80012f0:	4b29      	ldr	r3, [pc, #164]	; (8001398 <HAL_UART_RxCpltCallback+0xc4>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b4f      	cmp	r3, #79	; 0x4f
 80012f6:	d003      	beq.n	8001300 <HAL_UART_RxCpltCallback+0x2c>
 80012f8:	4b27      	ldr	r3, [pc, #156]	; (8001398 <HAL_UART_RxCpltCallback+0xc4>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b4e      	cmp	r3, #78	; 0x4e
 80012fe:	d10d      	bne.n	800131c <HAL_UART_RxCpltCallback+0x48>
		{
			/* Give the Notification to the Raspberry send task is it Clear or Not CLear to overtake */
			xTaskNotifyFromISR(Handle_Rasp_SendData,ESP_Recieved_Char,eSetValueWithOverwrite,NULL);
 8001300:	4b27      	ldr	r3, [pc, #156]	; (80013a0 <HAL_UART_RxCpltCallback+0xcc>)
 8001302:	6818      	ldr	r0, [r3, #0]
 8001304:	4b24      	ldr	r3, [pc, #144]	; (8001398 <HAL_UART_RxCpltCallback+0xc4>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	461a      	mov	r2, r3
 800130a:	2300      	movs	r3, #0
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	2300      	movs	r3, #0
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2303      	movs	r3, #3
 8001314:	2100      	movs	r1, #0
 8001316:	f00a fa89 	bl	800b82c <xTaskGenericNotifyFromISR>

		/* Give the Notification to the Receive Raspberry task */
		xTaskNotifyFromISR(Handle_Rasp_ReceiveData,NULL,eNoAction,NULL);
	}

}
 800131a:	e036      	b.n	800138a <HAL_UART_RxCpltCallback+0xb6>
			xTaskNotifyFromISR(Handle_ESP_Receive,NULL,eNoAction,NULL);
 800131c:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <HAL_UART_RxCpltCallback+0xd0>)
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	2300      	movs	r3, #0
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	2300      	movs	r3, #0
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2300      	movs	r3, #0
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	f00a fa7d 	bl	800b82c <xTaskGenericNotifyFromISR>
}
 8001332:	e02a      	b.n	800138a <HAL_UART_RxCpltCallback+0xb6>
	else if(huart->Instance==USART3)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a1b      	ldr	r2, [pc, #108]	; (80013a8 <HAL_UART_RxCpltCallback+0xd4>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d110      	bne.n	8001360 <HAL_UART_RxCpltCallback+0x8c>
		HAL_UART_Receive_IT(&huart3, &received_char, 1);
 800133e:	2201      	movs	r2, #1
 8001340:	491a      	ldr	r1, [pc, #104]	; (80013ac <HAL_UART_RxCpltCallback+0xd8>)
 8001342:	481b      	ldr	r0, [pc, #108]	; (80013b0 <HAL_UART_RxCpltCallback+0xdc>)
 8001344:	f007 f93f 	bl	80085c6 <HAL_UART_Receive_IT>
		xTaskNotifyFromISR(Handle_CarControl,NULL,eNoAction,NULL);
 8001348:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <HAL_UART_RxCpltCallback+0xe0>)
 800134a:	6818      	ldr	r0, [r3, #0]
 800134c:	2300      	movs	r3, #0
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	2300      	movs	r3, #0
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2300      	movs	r3, #0
 8001356:	2200      	movs	r2, #0
 8001358:	2100      	movs	r1, #0
 800135a:	f00a fa67 	bl	800b82c <xTaskGenericNotifyFromISR>
}
 800135e:	e014      	b.n	800138a <HAL_UART_RxCpltCallback+0xb6>
	else if (huart->Instance==USART6)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a14      	ldr	r2, [pc, #80]	; (80013b8 <HAL_UART_RxCpltCallback+0xe4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d10f      	bne.n	800138a <HAL_UART_RxCpltCallback+0xb6>
		HAL_UART_Receive_IT(&huart6,&Rasp_Recieved_Char,1);
 800136a:	2201      	movs	r2, #1
 800136c:	4913      	ldr	r1, [pc, #76]	; (80013bc <HAL_UART_RxCpltCallback+0xe8>)
 800136e:	4814      	ldr	r0, [pc, #80]	; (80013c0 <HAL_UART_RxCpltCallback+0xec>)
 8001370:	f007 f929 	bl	80085c6 <HAL_UART_Receive_IT>
		xTaskNotifyFromISR(Handle_Rasp_ReceiveData,NULL,eNoAction,NULL);
 8001374:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <HAL_UART_RxCpltCallback+0xf0>)
 8001376:	6818      	ldr	r0, [r3, #0]
 8001378:	2300      	movs	r3, #0
 800137a:	9301      	str	r3, [sp, #4]
 800137c:	2300      	movs	r3, #0
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	2300      	movs	r3, #0
 8001382:	2200      	movs	r2, #0
 8001384:	2100      	movs	r1, #0
 8001386:	f00a fa51 	bl	800b82c <xTaskGenericNotifyFromISR>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40004c00 	.word	0x40004c00
 8001398:	20000859 	.word	0x20000859
 800139c:	20000748 	.word	0x20000748
 80013a0:	2000087c 	.word	0x2000087c
 80013a4:	2000086c 	.word	0x2000086c
 80013a8:	40004800 	.word	0x40004800
 80013ac:	20000858 	.word	0x20000858
 80013b0:	200007d0 	.word	0x200007d0
 80013b4:	2000085c 	.word	0x2000085c
 80013b8:	40011400 	.word	0x40011400
 80013bc:	2000085a 	.word	0x2000085a
 80013c0:	20000814 	.word	0x20000814
 80013c4:	20000878 	.word	0x20000878

080013c8 <vApplicationIdleHook>:

/*********************************************Application_Hook*************************************************************/
void vApplicationIdleHook(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	/* The processor will go to sleep in the IDLE Task */
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80013cc:	2101      	movs	r1, #1
 80013ce:	2000      	movs	r0, #0
 80013d0:	f004 ff66 	bl	80062a0 <HAL_PWR_EnterSLEEPMode>

}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <CallBack_TimerLCDBuzzer>:

/*********************************************SW_Timers_CallBacks*********************************************************/
void CallBack_TimerLCDBuzzer(TimerHandle_t xTimer)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	/* When the LCDBuzzer task starts the timer it should turn off the buzzer and clear the LCD */

	/* Stopping the buzzer */
	Buzzer_voidStop();
 80013e0:	f7ff ff50 	bl	8001284 <Buzzer_voidStop>

	/* Clearing the LCD */
	LCD_voidClearDisplay();
 80013e4:	f000 fc90 	bl	8001d08 <LCD_voidClearDisplay>

	/* Reseting the global warning status */
	Global_Break_Warning_On_Status = Warning_OFF;
 80013e8:	4b04      	ldr	r3, [pc, #16]	; (80013fc <CallBack_TimerLCDBuzzer+0x24>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]
	Global_Overtake_Warning_Status = Warning_OFF;
 80013ee:	4b04      	ldr	r3, [pc, #16]	; (8001400 <CallBack_TimerLCDBuzzer+0x28>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000324 	.word	0x20000324
 8001400:	20000325 	.word	0x20000325

08001404 <CallBack_TimerBreakingStatus>:

void CallBack_TimerBreakingStatus(TimerHandle_t xTimer){Global_Breaking_Status = Breaking_OFF;}
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <CallBack_TimerBreakingStatus+0x1c>)
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000323 	.word	0x20000323

08001424 <Car_Move_Forward_High_Speed>:

void Motor4_Rotate_CW(void);
void Motor4_Rotate_CCW(void);


void Car_Move_Forward_High_Speed(void){
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 8001428:	f000 f928 	bl	800167c <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 800142c:	4b12      	ldr	r3, [pc, #72]	; (8001478 <Car_Move_Forward_High_Speed+0x54>)
 800142e:	2263      	movs	r2, #99	; 0x63
 8001430:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <Car_Move_Forward_High_Speed+0x54>)
 8001434:	2263      	movs	r2, #99	; 0x63
 8001436:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <Car_Move_Forward_High_Speed+0x54>)
 800143a:	2263      	movs	r2, #99	; 0x63
 800143c:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <Car_Move_Forward_High_Speed+0x54>)
 8001440:	2263      	movs	r2, #99	; 0x63
 8001442:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 8001444:	2100      	movs	r1, #0
 8001446:	480d      	ldr	r0, [pc, #52]	; (800147c <Car_Move_Forward_High_Speed+0x58>)
 8001448:	f005 fe7a 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 800144c:	2104      	movs	r1, #4
 800144e:	480b      	ldr	r0, [pc, #44]	; (800147c <Car_Move_Forward_High_Speed+0x58>)
 8001450:	f005 fe76 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 8001454:	2108      	movs	r1, #8
 8001456:	4809      	ldr	r0, [pc, #36]	; (800147c <Car_Move_Forward_High_Speed+0x58>)
 8001458:	f005 fe72 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 800145c:	210c      	movs	r1, #12
 800145e:	4807      	ldr	r0, [pc, #28]	; (800147c <Car_Move_Forward_High_Speed+0x58>)
 8001460:	f005 fe6e 	bl	8007140 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at the same direction*/
	Motor1_Rotate_CW();
 8001464:	f000 f93e 	bl	80016e4 <Motor1_Rotate_CW>
	Motor2_Rotate_CW();
 8001468:	f000 f960 	bl	800172c <Motor2_Rotate_CW>
	Motor3_Rotate_CW();
 800146c:	f000 f97e 	bl	800176c <Motor3_Rotate_CW>
	Motor4_Rotate_CW();
 8001470:	f000 f9a0 	bl	80017b4 <Motor4_Rotate_CW>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40000400 	.word	0x40000400
 800147c:	20000628 	.word	0x20000628

08001480 <Car_Move_Backward>:
	Motor2_Rotate_CW();
	Motor3_Rotate_CW();
	Motor4_Rotate_CW();
}
void Car_Move_Backward(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 8001484:	f000 f8fa 	bl	800167c <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 8001488:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <Car_Move_Backward+0x54>)
 800148a:	2263      	movs	r2, #99	; 0x63
 800148c:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 800148e:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <Car_Move_Backward+0x54>)
 8001490:	2263      	movs	r2, #99	; 0x63
 8001492:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 8001494:	4b0f      	ldr	r3, [pc, #60]	; (80014d4 <Car_Move_Backward+0x54>)
 8001496:	2263      	movs	r2, #99	; 0x63
 8001498:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 800149a:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <Car_Move_Backward+0x54>)
 800149c:	2263      	movs	r2, #99	; 0x63
 800149e:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 80014a0:	2100      	movs	r1, #0
 80014a2:	480d      	ldr	r0, [pc, #52]	; (80014d8 <Car_Move_Backward+0x58>)
 80014a4:	f005 fe4c 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 80014a8:	2104      	movs	r1, #4
 80014aa:	480b      	ldr	r0, [pc, #44]	; (80014d8 <Car_Move_Backward+0x58>)
 80014ac:	f005 fe48 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 80014b0:	2108      	movs	r1, #8
 80014b2:	4809      	ldr	r0, [pc, #36]	; (80014d8 <Car_Move_Backward+0x58>)
 80014b4:	f005 fe44 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 80014b8:	210c      	movs	r1, #12
 80014ba:	4807      	ldr	r0, [pc, #28]	; (80014d8 <Car_Move_Backward+0x58>)
 80014bc:	f005 fe40 	bl	8007140 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at the same  direction*/
	Motor1_Rotate_CCW();
 80014c0:	f000 f922 	bl	8001708 <Motor1_Rotate_CCW>
	Motor2_Rotate_CCW();
 80014c4:	f000 f942 	bl	800174c <Motor2_Rotate_CCW>
	Motor3_Rotate_CCW();
 80014c8:	f000 f962 	bl	8001790 <Motor3_Rotate_CCW>
	Motor4_Rotate_CCW();
 80014cc:	f000 f984 	bl	80017d8 <Motor4_Rotate_CCW>
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40000400 	.word	0x40000400
 80014d8:	20000628 	.word	0x20000628

080014dc <Car_Rotate_Right>:

void Car_Rotate_Right(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 80014e0:	f000 f8cc 	bl	800167c <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <Car_Rotate_Right+0x54>)
 80014e6:	2263      	movs	r2, #99	; 0x63
 80014e8:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <Car_Rotate_Right+0x54>)
 80014ec:	2263      	movs	r2, #99	; 0x63
 80014ee:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <Car_Rotate_Right+0x54>)
 80014f2:	2263      	movs	r2, #99	; 0x63
 80014f4:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <Car_Rotate_Right+0x54>)
 80014f8:	2263      	movs	r2, #99	; 0x63
 80014fa:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 80014fc:	2100      	movs	r1, #0
 80014fe:	480d      	ldr	r0, [pc, #52]	; (8001534 <Car_Rotate_Right+0x58>)
 8001500:	f005 fe1e 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 8001504:	2104      	movs	r1, #4
 8001506:	480b      	ldr	r0, [pc, #44]	; (8001534 <Car_Rotate_Right+0x58>)
 8001508:	f005 fe1a 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 800150c:	2108      	movs	r1, #8
 800150e:	4809      	ldr	r0, [pc, #36]	; (8001534 <Car_Rotate_Right+0x58>)
 8001510:	f005 fe16 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 8001514:	210c      	movs	r1, #12
 8001516:	4807      	ldr	r0, [pc, #28]	; (8001534 <Car_Rotate_Right+0x58>)
 8001518:	f005 fe12 	bl	8007140 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at opposite direction*/
	Motor1_Rotate_CW();
 800151c:	f000 f8e2 	bl	80016e4 <Motor1_Rotate_CW>
	Motor2_Rotate_CCW();
 8001520:	f000 f914 	bl	800174c <Motor2_Rotate_CCW>
	Motor3_Rotate_CW();
 8001524:	f000 f922 	bl	800176c <Motor3_Rotate_CW>
	Motor4_Rotate_CCW();
 8001528:	f000 f956 	bl	80017d8 <Motor4_Rotate_CCW>
}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40000400 	.word	0x40000400
 8001534:	20000628 	.word	0x20000628

08001538 <Car_Rotate_Left>:
void Car_Rotate_Left(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 800153c:	f000 f89e 	bl	800167c <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <Car_Rotate_Left+0x54>)
 8001542:	2263      	movs	r2, #99	; 0x63
 8001544:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 8001546:	4b11      	ldr	r3, [pc, #68]	; (800158c <Car_Rotate_Left+0x54>)
 8001548:	2263      	movs	r2, #99	; 0x63
 800154a:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <Car_Rotate_Left+0x54>)
 800154e:	2263      	movs	r2, #99	; 0x63
 8001550:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 8001552:	4b0e      	ldr	r3, [pc, #56]	; (800158c <Car_Rotate_Left+0x54>)
 8001554:	2263      	movs	r2, #99	; 0x63
 8001556:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 8001558:	2100      	movs	r1, #0
 800155a:	480d      	ldr	r0, [pc, #52]	; (8001590 <Car_Rotate_Left+0x58>)
 800155c:	f005 fdf0 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 8001560:	2104      	movs	r1, #4
 8001562:	480b      	ldr	r0, [pc, #44]	; (8001590 <Car_Rotate_Left+0x58>)
 8001564:	f005 fdec 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 8001568:	2108      	movs	r1, #8
 800156a:	4809      	ldr	r0, [pc, #36]	; (8001590 <Car_Rotate_Left+0x58>)
 800156c:	f005 fde8 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 8001570:	210c      	movs	r1, #12
 8001572:	4807      	ldr	r0, [pc, #28]	; (8001590 <Car_Rotate_Left+0x58>)
 8001574:	f005 fde4 	bl	8007140 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at opposite direction*/
	Motor1_Rotate_CCW();
 8001578:	f000 f8c6 	bl	8001708 <Motor1_Rotate_CCW>
	Motor2_Rotate_CW();
 800157c:	f000 f8d6 	bl	800172c <Motor2_Rotate_CW>
	Motor3_Rotate_CCW();
 8001580:	f000 f906 	bl	8001790 <Motor3_Rotate_CCW>
	Motor4_Rotate_CW();
 8001584:	f000 f916 	bl	80017b4 <Motor4_Rotate_CW>

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40000400 	.word	0x40000400
 8001590:	20000628 	.word	0x20000628

08001594 <Car_Rotate_RightForward>:
void Car_Rotate_RightForward(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	/*First Disabling the Four motors*/
	Motors_Disabling();
 8001598:	f000 f870 	bl	800167c <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Right motors rotate high speed and the Left with low speed*/
	/*Assigning the duty cycle*/

	PWM_Motor_1=8;
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <Car_Rotate_RightForward+0x54>)
 800159e:	2208      	movs	r2, #8
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 80015a2:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <Car_Rotate_RightForward+0x54>)
 80015a4:	2263      	movs	r2, #99	; 0x63
 80015a6:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=8;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <Car_Rotate_RightForward+0x54>)
 80015aa:	2208      	movs	r2, #8
 80015ac:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <Car_Rotate_RightForward+0x54>)
 80015b0:	2263      	movs	r2, #99	; 0x63
 80015b2:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/

	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 80015b4:	2100      	movs	r1, #0
 80015b6:	480d      	ldr	r0, [pc, #52]	; (80015ec <Car_Rotate_RightForward+0x58>)
 80015b8:	f005 fdc2 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 80015bc:	2104      	movs	r1, #4
 80015be:	480b      	ldr	r0, [pc, #44]	; (80015ec <Car_Rotate_RightForward+0x58>)
 80015c0:	f005 fdbe 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 80015c4:	2108      	movs	r1, #8
 80015c6:	4809      	ldr	r0, [pc, #36]	; (80015ec <Car_Rotate_RightForward+0x58>)
 80015c8:	f005 fdba 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 80015cc:	210c      	movs	r1, #12
 80015ce:	4807      	ldr	r0, [pc, #28]	; (80015ec <Car_Rotate_RightForward+0x58>)
 80015d0:	f005 fdb6 	bl	8007140 <HAL_TIM_PWM_Start>

	/*Making  motors rotate at opposite direction*/
		Motor1_Rotate_CW();
 80015d4:	f000 f886 	bl	80016e4 <Motor1_Rotate_CW>
		Motor2_Rotate_CW();
 80015d8:	f000 f8a8 	bl	800172c <Motor2_Rotate_CW>
		Motor3_Rotate_CW();
 80015dc:	f000 f8c6 	bl	800176c <Motor3_Rotate_CW>
		Motor4_Rotate_CW();
 80015e0:	f000 f8e8 	bl	80017b4 <Motor4_Rotate_CW>



}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40000400 	.word	0x40000400
 80015ec:	20000628 	.word	0x20000628

080015f0 <Car_Rotate_LeftForward>:
void Car_Rotate_LeftForward(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0

	/*First Disabling the Four motors*/
	Motors_Disabling();
 80015f4:	f000 f842 	bl	800167c <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Right motors rotate high speed and the Left with low speed*/
	/*Assigning the duty cycle*/

	PWM_Motor_1=HIGH_SPEED;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <Car_Rotate_LeftForward+0x54>)
 80015fa:	2263      	movs	r2, #99	; 0x63
 80015fc:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=25;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <Car_Rotate_LeftForward+0x54>)
 8001600:	2219      	movs	r2, #25
 8001602:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <Car_Rotate_LeftForward+0x54>)
 8001606:	2263      	movs	r2, #99	; 0x63
 8001608:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=25;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <Car_Rotate_LeftForward+0x54>)
 800160c:	2219      	movs	r2, #25
 800160e:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/

	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 8001610:	2100      	movs	r1, #0
 8001612:	480d      	ldr	r0, [pc, #52]	; (8001648 <Car_Rotate_LeftForward+0x58>)
 8001614:	f005 fd94 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 8001618:	2104      	movs	r1, #4
 800161a:	480b      	ldr	r0, [pc, #44]	; (8001648 <Car_Rotate_LeftForward+0x58>)
 800161c:	f005 fd90 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 8001620:	2108      	movs	r1, #8
 8001622:	4809      	ldr	r0, [pc, #36]	; (8001648 <Car_Rotate_LeftForward+0x58>)
 8001624:	f005 fd8c 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 8001628:	210c      	movs	r1, #12
 800162a:	4807      	ldr	r0, [pc, #28]	; (8001648 <Car_Rotate_LeftForward+0x58>)
 800162c:	f005 fd88 	bl	8007140 <HAL_TIM_PWM_Start>

	/*Making  motors rotate at opposite direction*/
		Motor1_Rotate_CW();
 8001630:	f000 f858 	bl	80016e4 <Motor1_Rotate_CW>
		Motor2_Rotate_CW();
 8001634:	f000 f87a 	bl	800172c <Motor2_Rotate_CW>
		Motor3_Rotate_CW();
 8001638:	f000 f898 	bl	800176c <Motor3_Rotate_CW>
		Motor4_Rotate_CW();
 800163c:	f000 f8ba 	bl	80017b4 <Motor4_Rotate_CW>




}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40000400 	.word	0x40000400
 8001648:	20000628 	.word	0x20000628

0800164c <Car_Stop>:
void Car_Stop(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
    /*Stopping the PWM generation on both motors*/
	HAL_TIM_PWM_Stop(Motor1_Timer, Motor1_Channel);
 8001650:	2100      	movs	r1, #0
 8001652:	4809      	ldr	r0, [pc, #36]	; (8001678 <Car_Stop+0x2c>)
 8001654:	f005 fe3c 	bl	80072d0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(Motor2_Timer, Motor2_Channel);
 8001658:	2104      	movs	r1, #4
 800165a:	4807      	ldr	r0, [pc, #28]	; (8001678 <Car_Stop+0x2c>)
 800165c:	f005 fe38 	bl	80072d0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(Motor3_Timer, Motor3_Channel);
 8001660:	2108      	movs	r1, #8
 8001662:	4805      	ldr	r0, [pc, #20]	; (8001678 <Car_Stop+0x2c>)
 8001664:	f005 fe34 	bl	80072d0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(Motor4_Timer, Motor4_Channel);
 8001668:	210c      	movs	r1, #12
 800166a:	4803      	ldr	r0, [pc, #12]	; (8001678 <Car_Stop+0x2c>)
 800166c:	f005 fe30 	bl	80072d0 <HAL_TIM_PWM_Stop>
	/*Disabling both motors*/
	Motors_Disabling();
 8001670:	f000 f804 	bl	800167c <Motors_Disabling>

}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000628 	.word	0x20000628

0800167c <Motors_Disabling>:
static void Motors_Disabling(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor1_Port, IN1, GPIO_PIN_RESET);
 8001680:	2200      	movs	r2, #0
 8001682:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001686:	4815      	ldr	r0, [pc, #84]	; (80016dc <Motors_Disabling+0x60>)
 8001688:	f003 fcb0 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor1_Port, IN2, GPIO_PIN_RESET);
 800168c:	2200      	movs	r2, #0
 800168e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001692:	4812      	ldr	r0, [pc, #72]	; (80016dc <Motors_Disabling+0x60>)
 8001694:	f003 fcaa 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port, IN3, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	2104      	movs	r1, #4
 800169c:	480f      	ldr	r0, [pc, #60]	; (80016dc <Motors_Disabling+0x60>)
 800169e:	f003 fca5 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port, IN4, GPIO_PIN_RESET);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2108      	movs	r1, #8
 80016a6:	480d      	ldr	r0, [pc, #52]	; (80016dc <Motors_Disabling+0x60>)
 80016a8:	f003 fca0 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port, IN5, GPIO_PIN_RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016b2:	480a      	ldr	r0, [pc, #40]	; (80016dc <Motors_Disabling+0x60>)
 80016b4:	f003 fc9a 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port, IN6, GPIO_PIN_RESET);
 80016b8:	2200      	movs	r2, #0
 80016ba:	2110      	movs	r1, #16
 80016bc:	4807      	ldr	r0, [pc, #28]	; (80016dc <Motors_Disabling+0x60>)
 80016be:	f003 fc95 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port, IN7, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2120      	movs	r1, #32
 80016c6:	4806      	ldr	r0, [pc, #24]	; (80016e0 <Motors_Disabling+0x64>)
 80016c8:	f003 fc90 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port, IN8, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016d2:	4803      	ldr	r0, [pc, #12]	; (80016e0 <Motors_Disabling+0x64>)
 80016d4:	f003 fc8a 	bl	8004fec <HAL_GPIO_WritePin>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40020800 	.word	0x40020800
 80016e0:	40020400 	.word	0x40020400

080016e4 <Motor1_Rotate_CW>:
 void Motor1_Rotate_CW(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor1_Port,IN1, GPIO_PIN_SET);
 80016e8:	2201      	movs	r2, #1
 80016ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ee:	4805      	ldr	r0, [pc, #20]	; (8001704 <Motor1_Rotate_CW+0x20>)
 80016f0:	f003 fc7c 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor1_Port,IN2, GPIO_PIN_RESET);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016fa:	4802      	ldr	r0, [pc, #8]	; (8001704 <Motor1_Rotate_CW+0x20>)
 80016fc:	f003 fc76 	bl	8004fec <HAL_GPIO_WritePin>
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40020800 	.word	0x40020800

08001708 <Motor1_Rotate_CCW>:
 void Motor1_Rotate_CCW(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor1_Port,IN1, GPIO_PIN_RESET);
 800170c:	2200      	movs	r2, #0
 800170e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <Motor1_Rotate_CCW+0x20>)
 8001714:	f003 fc6a 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor1_Port,IN2, GPIO_PIN_SET);
 8001718:	2201      	movs	r2, #1
 800171a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800171e:	4802      	ldr	r0, [pc, #8]	; (8001728 <Motor1_Rotate_CCW+0x20>)
 8001720:	f003 fc64 	bl	8004fec <HAL_GPIO_WritePin>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40020800 	.word	0x40020800

0800172c <Motor2_Rotate_CW>:
void Motor2_Rotate_CW(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor2_Port,IN3, GPIO_PIN_SET);
 8001730:	2201      	movs	r2, #1
 8001732:	2104      	movs	r1, #4
 8001734:	4804      	ldr	r0, [pc, #16]	; (8001748 <Motor2_Rotate_CW+0x1c>)
 8001736:	f003 fc59 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port,IN4, GPIO_PIN_RESET);
 800173a:	2200      	movs	r2, #0
 800173c:	2108      	movs	r1, #8
 800173e:	4802      	ldr	r0, [pc, #8]	; (8001748 <Motor2_Rotate_CW+0x1c>)
 8001740:	f003 fc54 	bl	8004fec <HAL_GPIO_WritePin>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40020800 	.word	0x40020800

0800174c <Motor2_Rotate_CCW>:
void Motor2_Rotate_CCW(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor2_Port,IN3, GPIO_PIN_RESET);
 8001750:	2200      	movs	r2, #0
 8001752:	2104      	movs	r1, #4
 8001754:	4804      	ldr	r0, [pc, #16]	; (8001768 <Motor2_Rotate_CCW+0x1c>)
 8001756:	f003 fc49 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port,IN4, GPIO_PIN_SET);
 800175a:	2201      	movs	r2, #1
 800175c:	2108      	movs	r1, #8
 800175e:	4802      	ldr	r0, [pc, #8]	; (8001768 <Motor2_Rotate_CCW+0x1c>)
 8001760:	f003 fc44 	bl	8004fec <HAL_GPIO_WritePin>
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40020800 	.word	0x40020800

0800176c <Motor3_Rotate_CW>:




 void Motor3_Rotate_CW(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor3_Port,IN5, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <Motor3_Rotate_CW+0x20>)
 8001778:	f003 fc38 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port,IN6, GPIO_PIN_SET);
 800177c:	2201      	movs	r2, #1
 800177e:	2110      	movs	r1, #16
 8001780:	4802      	ldr	r0, [pc, #8]	; (800178c <Motor3_Rotate_CW+0x20>)
 8001782:	f003 fc33 	bl	8004fec <HAL_GPIO_WritePin>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40020800 	.word	0x40020800

08001790 <Motor3_Rotate_CCW>:
 void Motor3_Rotate_CCW(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor3_Port,IN5, GPIO_PIN_SET);
 8001794:	2201      	movs	r2, #1
 8001796:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800179a:	4805      	ldr	r0, [pc, #20]	; (80017b0 <Motor3_Rotate_CCW+0x20>)
 800179c:	f003 fc26 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port,IN6, GPIO_PIN_RESET);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2110      	movs	r1, #16
 80017a4:	4802      	ldr	r0, [pc, #8]	; (80017b0 <Motor3_Rotate_CCW+0x20>)
 80017a6:	f003 fc21 	bl	8004fec <HAL_GPIO_WritePin>
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40020800 	.word	0x40020800

080017b4 <Motor4_Rotate_CW>:



 void Motor4_Rotate_CW(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor4_Port,IN7, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2120      	movs	r1, #32
 80017bc:	4805      	ldr	r0, [pc, #20]	; (80017d4 <Motor4_Rotate_CW+0x20>)
 80017be:	f003 fc15 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port,IN8, GPIO_PIN_SET);
 80017c2:	2201      	movs	r2, #1
 80017c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <Motor4_Rotate_CW+0x20>)
 80017ca:	f003 fc0f 	bl	8004fec <HAL_GPIO_WritePin>
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40020400 	.word	0x40020400

080017d8 <Motor4_Rotate_CCW>:
 void Motor4_Rotate_CCW(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor4_Port,IN7, GPIO_PIN_SET);
 80017dc:	2201      	movs	r2, #1
 80017de:	2120      	movs	r1, #32
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <Motor4_Rotate_CCW+0x20>)
 80017e2:	f003 fc03 	bl	8004fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port,IN8, GPIO_PIN_RESET);
 80017e6:	2200      	movs	r2, #0
 80017e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ec:	4802      	ldr	r0, [pc, #8]	; (80017f8 <Motor4_Rotate_CCW+0x20>)
 80017ee:	f003 fbfd 	bl	8004fec <HAL_GPIO_WritePin>
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40020400 	.word	0x40020400

080017fc <GPS_uint8DecodeGGAData>:
/*Decode the message and puts the important information in the global variables
 * like: longitude, latitude, North/south , East/west*/

/*Returns 1 in success and 2 if the decoding process failed*/
uint8_t GPS_uint8DecodeGGAData()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
	uint8_t Local_uint8ErrorCode=0;
 8001802:	2300      	movs	r3, #0
 8001804:	71fb      	strb	r3, [r7, #7]

	if (Wait_for("GGA") == 1)
 8001806:	4829      	ldr	r0, [pc, #164]	; (80018ac <GPS_uint8DecodeGGAData+0xb0>)
 8001808:	f001 fc7c 	bl	8003104 <Wait_for>
 800180c:	4603      	mov	r3, r0
 800180e:	2b01      	cmp	r3, #1
 8001810:	d111      	bne.n	8001836 <GPS_uint8DecodeGGAData+0x3a>
	{
		Copy_upto("*", GGA);
 8001812:	4927      	ldr	r1, [pc, #156]	; (80018b0 <GPS_uint8DecodeGGAData+0xb4>)
 8001814:	4827      	ldr	r0, [pc, #156]	; (80018b4 <GPS_uint8DecodeGGAData+0xb8>)
 8001816:	f001 fbf5 	bl	8003004 <Copy_upto>
		if (decodeGGA(GGA, &GPS_NMEA_DATA.ggastruct) == 0) flagGGA = Valid_Data;  // 2 indicates the data is valid
 800181a:	4927      	ldr	r1, [pc, #156]	; (80018b8 <GPS_uint8DecodeGGAData+0xbc>)
 800181c:	4824      	ldr	r0, [pc, #144]	; (80018b0 <GPS_uint8DecodeGGAData+0xb4>)
 800181e:	f000 fc67 	bl	80020f0 <decodeGGA>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d103      	bne.n	8001830 <GPS_uint8DecodeGGAData+0x34>
 8001828:	4b24      	ldr	r3, [pc, #144]	; (80018bc <GPS_uint8DecodeGGAData+0xc0>)
 800182a:	2202      	movs	r2, #2
 800182c:	701a      	strb	r2, [r3, #0]
 800182e:	e002      	b.n	8001836 <GPS_uint8DecodeGGAData+0x3a>
		else flagGGA = unValid_Data;  // 1 indicates the data is invalid
 8001830:	4b22      	ldr	r3, [pc, #136]	; (80018bc <GPS_uint8DecodeGGAData+0xc0>)
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]
	}

	if(flagGGA==Valid_Data)
 8001836:	4b21      	ldr	r3, [pc, #132]	; (80018bc <GPS_uint8DecodeGGAData+0xc0>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b02      	cmp	r3, #2
 800183c:	d12e      	bne.n	800189c <GPS_uint8DecodeGGAData+0xa0>
	{
		Local_uint8ErrorCode=Decode_Success;
 800183e:	2301      	movs	r3, #1
 8001840:	71fb      	strb	r3, [r7, #7]
		GPS_Data.Latitude    =    GPS_doubleLongLat_Calculation(GPS_NMEA_DATA.ggastruct.lcation.latitude);
 8001842:	4b1d      	ldr	r3, [pc, #116]	; (80018b8 <GPS_uint8DecodeGGAData+0xbc>)
 8001844:	ed93 7b00 	vldr	d7, [r3]
 8001848:	eeb0 0a47 	vmov.f32	s0, s14
 800184c:	eef0 0a67 	vmov.f32	s1, s15
 8001850:	f000 f838 	bl	80018c4 <GPS_doubleLongLat_Calculation>
 8001854:	ec53 2b10 	vmov	r2, r3, d0
 8001858:	4610      	mov	r0, r2
 800185a:	4619      	mov	r1, r3
 800185c:	f7ff fa34 	bl	8000cc8 <__aeabi_d2f>
 8001860:	4603      	mov	r3, r0
 8001862:	4a17      	ldr	r2, [pc, #92]	; (80018c0 <GPS_uint8DecodeGGAData+0xc4>)
 8001864:	6013      	str	r3, [r2, #0]
		GPS_Data.Longitude   =    GPS_doubleLongLat_Calculation(GPS_NMEA_DATA.ggastruct.lcation.longitude);
 8001866:	4b14      	ldr	r3, [pc, #80]	; (80018b8 <GPS_uint8DecodeGGAData+0xbc>)
 8001868:	ed93 7b04 	vldr	d7, [r3, #16]
 800186c:	eeb0 0a47 	vmov.f32	s0, s14
 8001870:	eef0 0a67 	vmov.f32	s1, s15
 8001874:	f000 f826 	bl	80018c4 <GPS_doubleLongLat_Calculation>
 8001878:	ec53 2b10 	vmov	r2, r3, d0
 800187c:	4610      	mov	r0, r2
 800187e:	4619      	mov	r1, r3
 8001880:	f7ff fa22 	bl	8000cc8 <__aeabi_d2f>
 8001884:	4603      	mov	r3, r0
 8001886:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <GPS_uint8DecodeGGAData+0xc4>)
 8001888:	6053      	str	r3, [r2, #4]

		GPS_Data.East_West = GPS_NMEA_DATA.ggastruct.lcation.EW;
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <GPS_uint8DecodeGGAData+0xbc>)
 800188c:	7e1a      	ldrb	r2, [r3, #24]
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <GPS_uint8DecodeGGAData+0xc4>)
 8001890:	721a      	strb	r2, [r3, #8]
		GPS_Data.North_South = GPS_NMEA_DATA.ggastruct.lcation.NS;
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <GPS_uint8DecodeGGAData+0xbc>)
 8001894:	7a1a      	ldrb	r2, [r3, #8]
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <GPS_uint8DecodeGGAData+0xc4>)
 8001898:	725a      	strb	r2, [r3, #9]
 800189a:	e001      	b.n	80018a0 <GPS_uint8DecodeGGAData+0xa4>
	}
	else
	{
		Local_uint8ErrorCode=Decode_Failed;
 800189c:	2302      	movs	r3, #2
 800189e:	71fb      	strb	r3, [r7, #7]
	}


	return Local_uint8ErrorCode;
 80018a0:	79fb      	ldrb	r3, [r7, #7]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	08012224 	.word	0x08012224
 80018b0:	20000218 	.word	0x20000218
 80018b4:	08012228 	.word	0x08012228
 80018b8:	20000280 	.word	0x20000280
 80018bc:	200002e0 	.word	0x200002e0
 80018c0:	200002e4 	.word	0x200002e4

080018c4 <GPS_doubleLongLat_Calculation>:


}

double GPS_doubleLongLat_Calculation(double lat)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	ed87 0b00 	vstr	d0, [r7]
	uint8_t intValue ;
	double fraction;
	intValue = lat; //intValue = 31 instead of 31.39049
 80018ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018d2:	f7ff f9d9 	bl	8000c88 <__aeabi_d2uiz>
 80018d6:	4603      	mov	r3, r0
 80018d8:	75fb      	strb	r3, [r7, #23]
	fraction = lat - intValue; // fraction = 0.39049
 80018da:	7dfb      	ldrb	r3, [r7, #23]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fe91 	bl	8000604 <__aeabi_i2d>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018ea:	f7fe fd3d 	bl	8000368 <__aeabi_dsub>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	fraction = (double) ((fraction * 100.0) / 60.0) ; //fraction = (39.049)/60 = 0.6532
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b12      	ldr	r3, [pc, #72]	; (8001944 <GPS_doubleLongLat_Calculation+0x80>)
 80018fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001900:	f7fe feea 	bl	80006d8 <__aeabi_dmul>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	f04f 0200 	mov.w	r2, #0
 8001910:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <GPS_doubleLongLat_Calculation+0x84>)
 8001912:	f7ff f80b 	bl	800092c <__aeabi_ddiv>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return (double) (intValue + fraction); // return value = 31 + 0.6532 = 31.6532
 800191e:	7dfb      	ldrb	r3, [r7, #23]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fe6f 	bl	8000604 <__aeabi_i2d>
 8001926:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800192a:	f7fe fd1f 	bl	800036c <__adddf3>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	ec43 2b17 	vmov	d7, r2, r3
}
 8001936:	eeb0 0a47 	vmov.f32	s0, s14
 800193a:	eef0 0a67 	vmov.f32	s1, s15
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40590000 	.word	0x40590000
 8001948:	404e0000 	.word	0x404e0000

0800194c <LCD_OverTake_Approved>:
	LCD_voidSendString("Light ASAP!");

}

void LCD_OverTake_Approved()
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0

	/*Printing the warning sign*/
	LCD_Print_WarningSign();
 8001950:	f000 f844 	bl	80019dc <LCD_Print_WarningSign>

	/*Printing the warning message to the driver*/
	LCD_voidSetPositionXY(1,2);
 8001954:	2102      	movs	r1, #2
 8001956:	2001      	movs	r0, #1
 8001958:	f000 f990 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("Overtake");
 800195c:	4805      	ldr	r0, [pc, #20]	; (8001974 <LCD_OverTake_Approved+0x28>)
 800195e:	f000 f971 	bl	8001c44 <LCD_voidSendString>

	LCD_voidSetPositionXY(2,2);
 8001962:	2102      	movs	r1, #2
 8001964:	2002      	movs	r0, #2
 8001966:	f000 f989 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("Approved");
 800196a:	4803      	ldr	r0, [pc, #12]	; (8001978 <LCD_OverTake_Approved+0x2c>)
 800196c:	f000 f96a 	bl	8001c44 <LCD_voidSendString>

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	0801227c 	.word	0x0801227c
 8001978:	08012288 	.word	0x08012288

0800197c <LCD_AvoidHardBraking>:

void LCD_AvoidHardBraking(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
	/* Printing the warning sign */
	LCD_Print_WarningSign();
 8001980:	f000 f82c 	bl	80019dc <LCD_Print_WarningSign>

	/* Printing the warning message to the driver */
	LCD_voidSetPositionXY(1,0);
 8001984:	2100      	movs	r1, #0
 8001986:	2001      	movs	r0, #1
 8001988:	f000 f978 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("Hit Brakes");
 800198c:	4805      	ldr	r0, [pc, #20]	; (80019a4 <LCD_AvoidHardBraking+0x28>)
 800198e:	f000 f959 	bl	8001c44 <LCD_voidSendString>

	LCD_voidSetPositionXY(2,3);
 8001992:	2103      	movs	r1, #3
 8001994:	2002      	movs	r0, #2
 8001996:	f000 f971 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("ASAP!!!");
 800199a:	4803      	ldr	r0, [pc, #12]	; (80019a8 <LCD_AvoidHardBraking+0x2c>)
 800199c:	f000 f952 	bl	8001c44 <LCD_voidSendString>

}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	08012294 	.word	0x08012294
 80019a8:	080122a0 	.word	0x080122a0

080019ac <LCD_AvoidOvertaking_Warning>:


void LCD_AvoidOvertaking_Warning()
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0

	/* Printing the warning sign */
	LCD_Print_WarningSign();
 80019b0:	f000 f814 	bl	80019dc <LCD_Print_WarningSign>

	/* Printing the warning message to the driver */
	LCD_voidSetPositionXY(1,4);
 80019b4:	2104      	movs	r1, #4
 80019b6:	2001      	movs	r0, #1
 80019b8:	f000 f960 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("DONT");
 80019bc:	4805      	ldr	r0, [pc, #20]	; (80019d4 <LCD_AvoidOvertaking_Warning+0x28>)
 80019be:	f000 f941 	bl	8001c44 <LCD_voidSendString>

	LCD_voidSetPositionXY(2,0);
 80019c2:	2100      	movs	r1, #0
 80019c4:	2002      	movs	r0, #2
 80019c6:	f000 f959 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("OVERTAKE!!!");
 80019ca:	4803      	ldr	r0, [pc, #12]	; (80019d8 <LCD_AvoidOvertaking_Warning+0x2c>)
 80019cc:	f000 f93a 	bl	8001c44 <LCD_voidSendString>


}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	080122a8 	.word	0x080122a8
 80019d8:	080122b0 	.word	0x080122b0

080019dc <LCD_Print_WarningSign>:
	LCD_voidSendString("Slow Down");


}
static void LCD_Print_WarningSign(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b094      	sub	sp, #80	; 0x50
 80019e0:	af00      	add	r7, sp, #0
	/* Saving the elements of each block of the LCD in multiple arrays to be sent to the special character function */

	uint8_t LCD_R1_C16_Array[8] =
 80019e2:	4a40      	ldr	r2, [pc, #256]	; (8001ae4 <LCD_Print_WarningSign+0x108>)
 80019e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019ec:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001110,
			0b00001110,
			0b00001110
	};

	uint8_t LCD_R1_C17_Array[8] =
 80019f0:	4a3d      	ldr	r2, [pc, #244]	; (8001ae8 <LCD_Print_WarningSign+0x10c>)
 80019f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019fa:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00000100,
			0b00000010,
			0b00000001
	};
	uint8_t LCD_R1_C15_Array[8] =
 80019fe:	4a3b      	ldr	r2, [pc, #236]	; (8001aec <LCD_Print_WarningSign+0x110>)
 8001a00:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a08:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000100,
			0b00001000,
			0b00010000
	};

	uint8_t LCD_R2_C14_Array[8] =
 8001a0c:	4a38      	ldr	r2, [pc, #224]	; (8001af0 <LCD_Print_WarningSign+0x114>)
 8001a0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a16:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00011111
	};

	uint8_t LCD_R2_C18_Array[8] =
 8001a1a:	4a36      	ldr	r2, [pc, #216]	; (8001af4 <LCD_Print_WarningSign+0x118>)
 8001a1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a24:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C13_Array[8] =
 8001a28:	4a33      	ldr	r2, [pc, #204]	; (8001af8 <LCD_Print_WarningSign+0x11c>)
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a32:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000001,
			0b00000010,
			0b00000100,
			0b00011111
	};
	uint8_t LCD_R2_C19_Array[8] =
 8001a36:	4a31      	ldr	r2, [pc, #196]	; (8001afc <LCD_Print_WarningSign+0x120>)
 8001a38:	f107 0318 	add.w	r3, r7, #24
 8001a3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a40:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00000100,
			0b00000010,
			0b00011111
	};
	uint8_t LCD_R2_C15_Array[8] =
 8001a44:	4a2e      	ldr	r2, [pc, #184]	; (8001b00 <LCD_Print_WarningSign+0x124>)
 8001a46:	f107 0310 	add.w	r3, r7, #16
 8001a4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a4e:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C17_Array[8] =
 8001a52:	4a2b      	ldr	r2, [pc, #172]	; (8001b00 <LCD_Print_WarningSign+0x124>)
 8001a54:	f107 0308 	add.w	r3, r7, #8
 8001a58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a5c:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C16_Array[8] =
 8001a60:	4a28      	ldr	r2, [pc, #160]	; (8001b04 <LCD_Print_WarningSign+0x128>)
 8001a62:	463b      	mov	r3, r7
 8001a64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a68:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00011111
	};


	LCD_voidDrawSpecialCharachter(&LCD_R1_C15_Array, 0, 1, 15);
 8001a6c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001a70:	230f      	movs	r3, #15
 8001a72:	2201      	movs	r2, #1
 8001a74:	2100      	movs	r1, #0
 8001a76:	f000 f94e 	bl	8001d16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C16_Array, 1, 1, 16);
 8001a7a:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001a7e:	2310      	movs	r3, #16
 8001a80:	2201      	movs	r2, #1
 8001a82:	2101      	movs	r1, #1
 8001a84:	f000 f947 	bl	8001d16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C17_Array, 2, 1, 17);
 8001a88:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001a8c:	2311      	movs	r3, #17
 8001a8e:	2201      	movs	r2, #1
 8001a90:	2102      	movs	r1, #2
 8001a92:	f000 f940 	bl	8001d16 <LCD_voidDrawSpecialCharachter>

	LCD_voidDrawSpecialCharachter(&LCD_R2_C14_Array, 3, 2, 14);
 8001a96:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001a9a:	230e      	movs	r3, #14
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	2103      	movs	r1, #3
 8001aa0:	f000 f939 	bl	8001d16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C15_Array, 4, 2, 15);
 8001aa4:	f107 0010 	add.w	r0, r7, #16
 8001aa8:	230f      	movs	r3, #15
 8001aaa:	2202      	movs	r2, #2
 8001aac:	2104      	movs	r1, #4
 8001aae:	f000 f932 	bl	8001d16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C16_Array, 5, 2, 16);
 8001ab2:	4638      	mov	r0, r7
 8001ab4:	2310      	movs	r3, #16
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	2105      	movs	r1, #5
 8001aba:	f000 f92c 	bl	8001d16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C17_Array, 6, 2, 17);
 8001abe:	f107 0008 	add.w	r0, r7, #8
 8001ac2:	2311      	movs	r3, #17
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	2106      	movs	r1, #6
 8001ac8:	f000 f925 	bl	8001d16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C18_Array, 7, 2, 18);
 8001acc:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001ad0:	2312      	movs	r3, #18
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	2107      	movs	r1, #7
 8001ad6:	f000 f91e 	bl	8001d16 <LCD_voidDrawSpecialCharachter>




}
 8001ada:	bf00      	nop
 8001adc:	3750      	adds	r7, #80	; 0x50
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	080122c8 	.word	0x080122c8
 8001ae8:	080122d0 	.word	0x080122d0
 8001aec:	080122d8 	.word	0x080122d8
 8001af0:	080122e0 	.word	0x080122e0
 8001af4:	080122e8 	.word	0x080122e8
 8001af8:	080122f0 	.word	0x080122f0
 8001afc:	080122f8 	.word	0x080122f8
 8001b00:	08012300 	.word	0x08012300
 8001b04:	08012308 	.word	0x08012308

08001b08 <LCD_Normal_Alert>:

void LCD_Normal_Alert(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
	/*Printing the warning message to the driver*/
	LCD_voidSetPositionXY(1,0);
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f000 f8b4 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendString("Watch Ahead");
 8001b14:	4803      	ldr	r0, [pc, #12]	; (8001b24 <LCD_Normal_Alert+0x1c>)
 8001b16:	f000 f895 	bl	8001c44 <LCD_voidSendString>

	/*Printing the warning sign*/
	LCD_Print_WarningSign();
 8001b1a:	f7ff ff5f 	bl	80019dc <LCD_Print_WarningSign>



}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	08012310 	.word	0x08012310

08001b28 <LCD_voidInit>:
#define LCD_SLAVE_ADDRESS 0b01001110

extern I2C_HandleTypeDef hi2c1;

void LCD_voidInit(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	/*Setting 4 bits interface(Twice as the datasheet specefies)*/
	LCD_voidSendCommand(0b00110011);
 8001b2c:	2033      	movs	r0, #51	; 0x33
 8001b2e:	f000 f829 	bl	8001b84 <LCD_voidSendCommand>
	LCD_voidSendCommand(0b00110010);
 8001b32:	2032      	movs	r0, #50	; 0x32
 8001b34:	f000 f826 	bl	8001b84 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001b38:	2032      	movs	r0, #50	; 0x32
 8001b3a:	f002 ff13 	bl	8004964 <HAL_Delay>
	/*Setting the LCD Function*/
	LCD_voidSendCommand(0b00101000);
 8001b3e:	2028      	movs	r0, #40	; 0x28
 8001b40:	f000 f820 	bl	8001b84 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001b44:	2032      	movs	r0, #50	; 0x32
 8001b46:	f002 ff0d 	bl	8004964 <HAL_Delay>
	/*Clearing the display*/
	LCD_voidSendCommand(0b00000001);
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	f000 f81a 	bl	8001b84 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001b50:	2032      	movs	r0, #50	; 0x32
 8001b52:	f002 ff07 	bl	8004964 <HAL_Delay>
	/*Set the entry mode*/
	LCD_voidSendCommand(0b00000110);
 8001b56:	2006      	movs	r0, #6
 8001b58:	f000 f814 	bl	8001b84 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001b5c:	2032      	movs	r0, #50	; 0x32
 8001b5e:	f002 ff01 	bl	8004964 <HAL_Delay>
	/*Set the display to on*/
	LCD_voidSendCommand(0b00001100);
 8001b62:	200c      	movs	r0, #12
 8001b64:	f000 f80e 	bl	8001b84 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001b68:	2032      	movs	r0, #50	; 0x32
 8001b6a:	f002 fefb 	bl	8004964 <HAL_Delay>
	/*Set the cursor to home */
	LCD_voidSendCommand(0b00000010);
 8001b6e:	2002      	movs	r0, #2
 8001b70:	f000 f808 	bl	8001b84 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001b74:	2032      	movs	r0, #50	; 0x32
 8001b76:	f002 fef5 	bl	8004964 <HAL_Delay>
	/*and the Data address to 0*/
	LCD_voidSendCommand(0b10000000);
 8001b7a:	2080      	movs	r0, #128	; 0x80
 8001b7c:	f000 f802 	bl	8001b84 <LCD_voidSendCommand>

}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <LCD_voidSendCommand>:
void LCD_voidSendCommand(uint8_t Copy_uint8Command)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af02      	add	r7, sp, #8
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	71fb      	strb	r3, [r7, #7]
 *
 *
 * 0b00000001 --> DataU --> 0b000000000-->0b00000001100
 *
 * */
	Local_uint8Local_uint8DataU=(Copy_uint8Command&0b11110000);
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	f023 030f 	bic.w	r3, r3, #15
 8001b94:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Command<<4)&0b11110000);
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	011b      	lsls	r3, r3, #4
 8001b9a:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001100; //EN=1 RS=0
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	f043 030c 	orr.w	r3, r3, #12
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001000; //EN=0 RS=0
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	f043 0308 	orr.w	r3, r3, #8
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001100; //EN=1 RS=0
 8001bb0:	7bbb      	ldrb	r3, [r7, #14]
 8001bb2:	f043 030c 	orr.w	r3, r3, #12
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001000; //EN=0 RS=0
 8001bba:	7bbb      	ldrb	r3, [r7, #14]
 8001bbc:	f043 0308 	orr.w	r3, r3, #8
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001bc4:	f107 0208 	add.w	r2, r7, #8
 8001bc8:	2364      	movs	r3, #100	; 0x64
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2304      	movs	r3, #4
 8001bce:	214e      	movs	r1, #78	; 0x4e
 8001bd0:	4803      	ldr	r0, [pc, #12]	; (8001be0 <LCD_voidSendCommand+0x5c>)
 8001bd2:	f003 fb69 	bl	80052a8 <HAL_I2C_Master_Transmit>
}
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000538 	.word	0x20000538

08001be4 <LCD_voidSendCharachter>:

void LCD_voidSendCharachter(uint8_t Copy_uint8Charachter)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af02      	add	r7, sp, #8
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
	uint8_t Local_uint8Local_uint8DataU,Local_uint8Local_uint8DataL;
	uint8_t Local_uint8Local_uint8DataT[4];
	Local_uint8Local_uint8DataU=(Copy_uint8Charachter&0b11110000);
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	f023 030f 	bic.w	r3, r3, #15
 8001bf4:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Charachter<<4)&0b11110000);
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	011b      	lsls	r3, r3, #4
 8001bfa:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001101; //EN=1 RS=0
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	f043 030d 	orr.w	r3, r3, #13
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001001; //EN=0 RS=0
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	f043 0309 	orr.w	r3, r3, #9
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001101; //EN=1 RS=0
 8001c10:	7bbb      	ldrb	r3, [r7, #14]
 8001c12:	f043 030d 	orr.w	r3, r3, #13
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001001; //EN=0 RS=0
 8001c1a:	7bbb      	ldrb	r3, [r7, #14]
 8001c1c:	f043 0309 	orr.w	r3, r3, #9
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001c24:	f107 0208 	add.w	r2, r7, #8
 8001c28:	2364      	movs	r3, #100	; 0x64
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	214e      	movs	r1, #78	; 0x4e
 8001c30:	4803      	ldr	r0, [pc, #12]	; (8001c40 <LCD_voidSendCharachter+0x5c>)
 8001c32:	f003 fb39 	bl	80052a8 <HAL_I2C_Master_Transmit>

}
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000538 	.word	0x20000538

08001c44 <LCD_voidSendString>:

void LCD_voidSendString (uint8_t *Copy_pu8StringOfCharachters)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	uint8_t Local_uint8Counter=0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 8001c50:	e009      	b.n	8001c66 <LCD_voidSendString+0x22>
	{
		LCD_voidSendCharachter(Copy_pu8StringOfCharachters[Local_uint8Counter]);
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	4413      	add	r3, r2
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ffc2 	bl	8001be4 <LCD_voidSendCharachter>
		Local_uint8Counter++;
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
 8001c62:	3301      	adds	r3, #1
 8001c64:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1ef      	bne.n	8001c52 <LCD_voidSendString+0xe>
	}


}
 8001c72:	bf00      	nop
 8001c74:	bf00      	nop
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <LCD_voidSetPositionXY>:
void LCD_voidSetPositionXY(uint8_t Copy_uint8Row,uint8_t Copy_uint8Column)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	460a      	mov	r2, r1
 8001c86:	71fb      	strb	r3, [r7, #7]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	71bb      	strb	r3, [r7, #6]
	//1,add,add,add,add,add,add,add,0,0
	uint8_t Local_uint8PositionAddress = 0b10000000;
 8001c8c:	2380      	movs	r3, #128	; 0x80
 8001c8e:	73fb      	strb	r3, [r7, #15]
	switch(Copy_uint8Row){
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d82d      	bhi.n	8001cf2 <LCD_voidSetPositionXY+0x76>
 8001c96:	a201      	add	r2, pc, #4	; (adr r2, 8001c9c <LCD_voidSetPositionXY+0x20>)
 8001c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9c:	08001cad 	.word	0x08001cad
 8001ca0:	08001cb7 	.word	0x08001cb7
 8001ca4:	08001ccb 	.word	0x08001ccb
 8001ca8:	08001cdf 	.word	0x08001cdf
	case 0:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 0);
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	79bb      	ldrb	r3, [r7, #6]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	73fb      	strb	r3, [r7, #15]
		break;
 8001cb4:	e01d      	b.n	8001cf2 <LCD_voidSetPositionXY+0x76>
	case 1:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 64);
 8001cb6:	79bb      	ldrb	r3, [r7, #6]
 8001cb8:	3340      	adds	r3, #64	; 0x40
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	b25a      	sxtb	r2, r3
 8001cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	73fb      	strb	r3, [r7, #15]
		break;
 8001cc8:	e013      	b.n	8001cf2 <LCD_voidSetPositionXY+0x76>
	case 2:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 20);
 8001cca:	79bb      	ldrb	r3, [r7, #6]
 8001ccc:	3314      	adds	r3, #20
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	b25a      	sxtb	r2, r3
 8001cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	b25b      	sxtb	r3, r3
 8001cda:	73fb      	strb	r3, [r7, #15]
		break;
 8001cdc:	e009      	b.n	8001cf2 <LCD_voidSetPositionXY+0x76>
	case 3:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 84);
 8001cde:	79bb      	ldrb	r3, [r7, #6]
 8001ce0:	3354      	adds	r3, #84	; 0x54
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	b25a      	sxtb	r2, r3
 8001ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	b25b      	sxtb	r3, r3
 8001cee:	73fb      	strb	r3, [r7, #15]
		break;
 8001cf0:	bf00      	nop
	}
		LCD_voidSendCommand(Local_uint8PositionAddress);
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff45 	bl	8001b84 <LCD_voidSendCommand>
		HAL_Delay(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f002 fe32 	bl	8004964 <HAL_Delay>

}
 8001d00:	bf00      	nop
 8001d02:	3710      	adds	r7, #16
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	/*Clearing the display by command 0b00000001*/
	LCD_voidSendCommand(0b00000001);
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f7ff ff39 	bl	8001b84 <LCD_voidSendCommand>
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <LCD_voidDrawSpecialCharachter>:
		}
	}
}

void LCD_voidDrawSpecialCharachter(uint8_t*Copy_puint8Pattern,uint8_t Copy_uint8LocationNum,uint8_t Copy_uint8RowNum,uint8_t Copy_uint8ColNum)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b084      	sub	sp, #16
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	4608      	mov	r0, r1
 8001d20:	4611      	mov	r1, r2
 8001d22:	461a      	mov	r2, r3
 8001d24:	4603      	mov	r3, r0
 8001d26:	70fb      	strb	r3, [r7, #3]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	70bb      	strb	r3, [r7, #2]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	707b      	strb	r3, [r7, #1]
	/*Accessing the CGRAM address*/
	uint8_t Local_uint8CGRAMAddress,Local_uint8Counter;
	Local_uint8CGRAMAddress=Copy_uint8LocationNum*8;
 8001d30:	78fb      	ldrb	r3, [r7, #3]
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	73bb      	strb	r3, [r7, #14]
	/*Accessing CGRAM of lcd by command 0b01xxxxxx*/
	LCD_voidSendCommand(Local_uint8CGRAMAddress+64);
 8001d36:	7bbb      	ldrb	r3, [r7, #14]
 8001d38:	3340      	adds	r3, #64	; 0x40
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff21 	bl	8001b84 <LCD_voidSendCommand>
	/*Write the pattern on CGRAM*/
	/*zy makont ba3mel fel string ha3mel hena , bas al fekra ane hawa2f al loop 3nd (((8))) ale howa max bytes
	 * in a location in the CGRAM fal user masaln e5tar location 0 fa2a5ro feh 8 charachters ale homa 8 bytes*/
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 8001d42:	2300      	movs	r3, #0
 8001d44:	73fb      	strb	r3, [r7, #15]
 8001d46:	e009      	b.n	8001d5c <LCD_voidDrawSpecialCharachter+0x46>
	{
		LCD_voidSendCharachter(Copy_puint8Pattern[Local_uint8Counter]);
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff ff47 	bl	8001be4 <LCD_voidSendCharachter>
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	d9f2      	bls.n	8001d48 <LCD_voidDrawSpecialCharachter+0x32>
	}
	/*Keda e7na 7atena al pattern fe location mo3yn fel CGRAM, fa na2esna bas neb3at al pattern lel DDRAM 34an n7oto fel LCD */
	/*kona fo2 3malna command 34an ne access al CGRAM 34an ne access al DDRAM lazem command tany
	 * wel set position feha asln al command dah*/
	LCD_voidSetPositionXY(Copy_uint8RowNum,Copy_uint8ColNum);
 8001d62:	787a      	ldrb	r2, [r7, #1]
 8001d64:	78bb      	ldrb	r3, [r7, #2]
 8001d66:	4611      	mov	r1, r2
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff ff87 	bl	8001c7c <LCD_voidSetPositionXY>
	LCD_voidSendCharachter(Copy_uint8LocationNum);
 8001d6e:	78fb      	ldrb	r3, [r7, #3]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff37 	bl	8001be4 <LCD_voidSendCharachter>
}
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <LightSensor_voidInit>:
static void TSL2561_GetChannelsReadings(uint16_t* Copy_uint16Data0Val, uint16_t* Copy_uint16Data1Val);
static void TSL2561_WriteByte(uint8_t Copy_uint8RegisterAddress, uint8_t Copy_uint8RegisterValue);
static void TSL2561_ReadByte(uint8_t Copy_uint8RegisterAddress, uint8_t *Copy_puinit8RecivingVariable);

void LightSensor_voidInit(void)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	af00      	add	r7, sp, #0

	/*Powering up the module*/

	/*1-first element is the command -> Address of control register
	 * 2-Second element is the 0b00000011 which power up the module */
	TSL2561_WriteByte((TSL2561_COMMAND_NORMAL|TSL2561_REG_CONTROL),0b00000011);
 8001d82:	2103      	movs	r1, #3
 8001d84:	2080      	movs	r0, #128	; 0x80
 8001d86:	f000 f97d 	bl	8002084 <TSL2561_WriteByte>

	/*1- first element is the command -> Address of timing register
	 *2- Second element is the 0b00010010 which makes the gain = 1 and the integration time
	 *2- =402ms which is the default value*/

	TSL2561_WriteByte((TSL2561_COMMAND_NORMAL|TSL2561_REG_TIMING),0b00000010);
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	2081      	movs	r0, #129	; 0x81
 8001d8e:	f000 f979 	bl	8002084 <TSL2561_WriteByte>


}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <LightSensor_uint8ReadIntensity>:

void LightSensor_uint8ReadIntensity(uint16_t *Copy_puint16LuxValue)
{
 8001d98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
	//Variables for storing Data registers
	uint16_t Local_uint16Channel0Val, Local_uint16Channel1Val,flux_integar=0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	827b      	strh	r3, [r7, #18]
	float flux=0;
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]

	//Get the values from the data registers
	TSL2561_GetChannelsReadings(&Local_uint16Channel0Val, &Local_uint16Channel1Val);
 8001dac:	f107 0208 	add.w	r2, r7, #8
 8001db0:	f107 030a 	add.w	r3, r7, #10
 8001db4:	4611      	mov	r1, r2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 f92e 	bl	8002018 <TSL2561_GetChannelsReadings>
	/*Calculating the lux for T, FN, and CL Package of the sensor*/

	//Calculate the ratio of the PhotoDiodes
	float Ratio = ((float)Local_uint16Channel1Val) / ((float)Local_uint16Channel0Val);
 8001dbc:	893b      	ldrh	r3, [r7, #8]
 8001dbe:	ee07 3a90 	vmov	s15, r3
 8001dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dc6:	897b      	ldrh	r3, [r7, #10]
 8001dc8:	ee07 3a90 	vmov	s15, r3
 8001dcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dd4:	edc7 7a03 	vstr	s15, [r7, #12]

	//Calculating Lux
	//Ratio between 0 and 0.50

	if(Ratio <= 0.50)
 8001dd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ddc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001de0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de8:	d839      	bhi.n	8001e5e <LightSensor_uint8ReadIntensity+0xc6>
	{
		flux= (0.0304 * Local_uint16Channel0Val) - (0.062* Local_uint16Channel0Val * pow(Ratio, 1.4));
 8001dea:	897b      	ldrh	r3, [r7, #10]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fc09 	bl	8000604 <__aeabi_i2d>
 8001df2:	a373      	add	r3, pc, #460	; (adr r3, 8001fc0 <LightSensor_uint8ReadIntensity+0x228>)
 8001df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df8:	f7fe fc6e 	bl	80006d8 <__aeabi_dmul>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4614      	mov	r4, r2
 8001e02:	461d      	mov	r5, r3
 8001e04:	897b      	ldrh	r3, [r7, #10]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fbfc 	bl	8000604 <__aeabi_i2d>
 8001e0c:	a36e      	add	r3, pc, #440	; (adr r3, 8001fc8 <LightSensor_uint8ReadIntensity+0x230>)
 8001e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e12:	f7fe fc61 	bl	80006d8 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4690      	mov	r8, r2
 8001e1c:	4699      	mov	r9, r3
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f7fe fc02 	bl	8000628 <__aeabi_f2d>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	ed9f 1b63 	vldr	d1, [pc, #396]	; 8001fb8 <LightSensor_uint8ReadIntensity+0x220>
 8001e2c:	ec43 2b10 	vmov	d0, r2, r3
 8001e30:	f00f fa4e 	bl	80112d0 <pow>
 8001e34:	ec53 2b10 	vmov	r2, r3, d0
 8001e38:	4640      	mov	r0, r8
 8001e3a:	4649      	mov	r1, r9
 8001e3c:	f7fe fc4c 	bl	80006d8 <__aeabi_dmul>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4620      	mov	r0, r4
 8001e46:	4629      	mov	r1, r5
 8001e48:	f7fe fa8e 	bl	8000368 <__aeabi_dsub>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe ff38 	bl	8000cc8 <__aeabi_d2f>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	e092      	b.n	8001f84 <LightSensor_uint8ReadIntensity+0x1ec>
	}

	//If the ratio is between 0.51 and 0.61
	else if(Ratio <= 0.61)
 8001e5e:	68f8      	ldr	r0, [r7, #12]
 8001e60:	f7fe fbe2 	bl	8000628 <__aeabi_f2d>
 8001e64:	a35a      	add	r3, pc, #360	; (adr r3, 8001fd0 <LightSensor_uint8ReadIntensity+0x238>)
 8001e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6a:	f7fe feb1 	bl	8000bd0 <__aeabi_dcmple>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d024      	beq.n	8001ebe <LightSensor_uint8ReadIntensity+0x126>
	{
		flux = (0.0224 * Local_uint16Channel0Val) - (0.031 * Local_uint16Channel1Val);
 8001e74:	897b      	ldrh	r3, [r7, #10]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe fbc4 	bl	8000604 <__aeabi_i2d>
 8001e7c:	a356      	add	r3, pc, #344	; (adr r3, 8001fd8 <LightSensor_uint8ReadIntensity+0x240>)
 8001e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e82:	f7fe fc29 	bl	80006d8 <__aeabi_dmul>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4614      	mov	r4, r2
 8001e8c:	461d      	mov	r5, r3
 8001e8e:	893b      	ldrh	r3, [r7, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fbb7 	bl	8000604 <__aeabi_i2d>
 8001e96:	a352      	add	r3, pc, #328	; (adr r3, 8001fe0 <LightSensor_uint8ReadIntensity+0x248>)
 8001e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9c:	f7fe fc1c 	bl	80006d8 <__aeabi_dmul>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4620      	mov	r0, r4
 8001ea6:	4629      	mov	r1, r5
 8001ea8:	f7fe fa5e 	bl	8000368 <__aeabi_dsub>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f7fe ff08 	bl	8000cc8 <__aeabi_d2f>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	617b      	str	r3, [r7, #20]
 8001ebc:	e062      	b.n	8001f84 <LightSensor_uint8ReadIntensity+0x1ec>
	}

	//If the Ratio is between 0.62 and 0.81
	else if(Ratio <= 0.80)
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f7fe fbb2 	bl	8000628 <__aeabi_f2d>
 8001ec4:	a348      	add	r3, pc, #288	; (adr r3, 8001fe8 <LightSensor_uint8ReadIntensity+0x250>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fe81 	bl	8000bd0 <__aeabi_dcmple>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d024      	beq.n	8001f1e <LightSensor_uint8ReadIntensity+0x186>
	{
		flux = (0.0128 * Local_uint16Channel0Val) - (0.0153 * Local_uint16Channel1Val);
 8001ed4:	897b      	ldrh	r3, [r7, #10]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fb94 	bl	8000604 <__aeabi_i2d>
 8001edc:	a344      	add	r3, pc, #272	; (adr r3, 8001ff0 <LightSensor_uint8ReadIntensity+0x258>)
 8001ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee2:	f7fe fbf9 	bl	80006d8 <__aeabi_dmul>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	4614      	mov	r4, r2
 8001eec:	461d      	mov	r5, r3
 8001eee:	893b      	ldrh	r3, [r7, #8]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe fb87 	bl	8000604 <__aeabi_i2d>
 8001ef6:	a340      	add	r3, pc, #256	; (adr r3, 8001ff8 <LightSensor_uint8ReadIntensity+0x260>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	f7fe fbec 	bl	80006d8 <__aeabi_dmul>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4620      	mov	r0, r4
 8001f06:	4629      	mov	r1, r5
 8001f08:	f7fe fa2e 	bl	8000368 <__aeabi_dsub>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4610      	mov	r0, r2
 8001f12:	4619      	mov	r1, r3
 8001f14:	f7fe fed8 	bl	8000cc8 <__aeabi_d2f>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	e032      	b.n	8001f84 <LightSensor_uint8ReadIntensity+0x1ec>
	}

	//If the Ratio is between 0.82 and 1.39
	else if(Ratio <= 1.30)
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f7fe fb82 	bl	8000628 <__aeabi_f2d>
 8001f24:	a336      	add	r3, pc, #216	; (adr r3, 8002000 <LightSensor_uint8ReadIntensity+0x268>)
 8001f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2a:	f7fe fe51 	bl	8000bd0 <__aeabi_dcmple>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d024      	beq.n	8001f7e <LightSensor_uint8ReadIntensity+0x1e6>
	{
		flux = (0.00146 * Local_uint16Channel0Val) - (0.00112 * Local_uint16Channel1Val);
 8001f34:	897b      	ldrh	r3, [r7, #10]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe fb64 	bl	8000604 <__aeabi_i2d>
 8001f3c:	a332      	add	r3, pc, #200	; (adr r3, 8002008 <LightSensor_uint8ReadIntensity+0x270>)
 8001f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f42:	f7fe fbc9 	bl	80006d8 <__aeabi_dmul>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4614      	mov	r4, r2
 8001f4c:	461d      	mov	r5, r3
 8001f4e:	893b      	ldrh	r3, [r7, #8]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe fb57 	bl	8000604 <__aeabi_i2d>
 8001f56:	a32e      	add	r3, pc, #184	; (adr r3, 8002010 <LightSensor_uint8ReadIntensity+0x278>)
 8001f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5c:	f7fe fbbc 	bl	80006d8 <__aeabi_dmul>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4620      	mov	r0, r4
 8001f66:	4629      	mov	r1, r5
 8001f68:	f7fe f9fe 	bl	8000368 <__aeabi_dsub>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4610      	mov	r0, r2
 8001f72:	4619      	mov	r1, r3
 8001f74:	f7fe fea8 	bl	8000cc8 <__aeabi_d2f>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	617b      	str	r3, [r7, #20]
 8001f7c:	e002      	b.n	8001f84 <LightSensor_uint8ReadIntensity+0x1ec>
	}

	//If the Ratio is bigger than 1.30
	else
	{
		flux = 0;
 8001f7e:	f04f 0300 	mov.w	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
	}

	flux_integar=round(flux);
 8001f84:	6978      	ldr	r0, [r7, #20]
 8001f86:	f7fe fb4f 	bl	8000628 <__aeabi_f2d>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	ec43 2b10 	vmov	d0, r2, r3
 8001f92:	f00f faf3 	bl	801157c <round>
 8001f96:	ec53 2b10 	vmov	r2, r3, d0
 8001f9a:	4610      	mov	r0, r2
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f7fe fe73 	bl	8000c88 <__aeabi_d2uiz>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	827b      	strh	r3, [r7, #18]

	/*Update the user variable*/
	*Copy_puint16LuxValue=flux_integar;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	8a7a      	ldrh	r2, [r7, #18]
 8001faa:	801a      	strh	r2, [r3, #0]
	{
      TSL2561_Reset();
	}
	 */

}
 8001fac:	bf00      	nop
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fb6:	bf00      	nop
 8001fb8:	66666666 	.word	0x66666666
 8001fbc:	3ff66666 	.word	0x3ff66666
 8001fc0:	77318fc5 	.word	0x77318fc5
 8001fc4:	3f9f212d 	.word	0x3f9f212d
 8001fc8:	c8b43958 	.word	0xc8b43958
 8001fcc:	3fafbe76 	.word	0x3fafbe76
 8001fd0:	b851eb85 	.word	0xb851eb85
 8001fd4:	3fe3851e 	.word	0x3fe3851e
 8001fd8:	8db8bac7 	.word	0x8db8bac7
 8001fdc:	3f96f006 	.word	0x3f96f006
 8001fe0:	c8b43958 	.word	0xc8b43958
 8001fe4:	3f9fbe76 	.word	0x3f9fbe76
 8001fe8:	9999999a 	.word	0x9999999a
 8001fec:	3fe99999 	.word	0x3fe99999
 8001ff0:	eb1c432d 	.word	0xeb1c432d
 8001ff4:	3f8a36e2 	.word	0x3f8a36e2
 8001ff8:	3d07c84b 	.word	0x3d07c84b
 8001ffc:	3f8f559b 	.word	0x3f8f559b
 8002000:	cccccccd 	.word	0xcccccccd
 8002004:	3ff4cccc 	.word	0x3ff4cccc
 8002008:	102363b2 	.word	0x102363b2
 800200c:	3f57ebaf 	.word	0x3f57ebaf
 8002010:	d7c6fbd2 	.word	0xd7c6fbd2
 8002014:	3f52599e 	.word	0x3f52599e

08002018 <TSL2561_GetChannelsReadings>:
	TSL2561_WriteByte((TSL2561_COMMAND_NORMAL | TSL2561_REG_INTERRUPT), 0b00000000);

}

static void TSL2561_GetChannelsReadings(uint16_t* Copy_uint16Data0Val, uint16_t* Copy_uint16Data1Val)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	//Variables for storing received data
	uint8_t data0Low, data0High, data1Low, data1High;

	//Read Data0 registers
	TSL2561_ReadByte((TSL2561_COMMAND_NORMAL|TSL2561_REG_DATA0LOW),	&data0Low);
 8002022:	f107 030f 	add.w	r3, r7, #15
 8002026:	4619      	mov	r1, r3
 8002028:	208c      	movs	r0, #140	; 0x8c
 800202a:	f000 f847 	bl	80020bc <TSL2561_ReadByte>
	TSL2561_ReadByte((TSL2561_COMMAND_NORMAL|TSL2561_REG_DATA0HIGH), &data0High);
 800202e:	f107 030e 	add.w	r3, r7, #14
 8002032:	4619      	mov	r1, r3
 8002034:	208d      	movs	r0, #141	; 0x8d
 8002036:	f000 f841 	bl	80020bc <TSL2561_ReadByte>

	//Read Data1 registers
	TSL2561_ReadByte((TSL2561_COMMAND_NORMAL|TSL2561_REG_DATA1LOW),	&data1Low);
 800203a:	f107 030d 	add.w	r3, r7, #13
 800203e:	4619      	mov	r1, r3
 8002040:	208e      	movs	r0, #142	; 0x8e
 8002042:	f000 f83b 	bl	80020bc <TSL2561_ReadByte>
	TSL2561_ReadByte((TSL2561_COMMAND_NORMAL|TSL2561_REG_DATA1HIGH), &data1High);
 8002046:	f107 030c 	add.w	r3, r7, #12
 800204a:	4619      	mov	r1, r3
 800204c:	208f      	movs	r0, #143	; 0x8f
 800204e:	f000 f835 	bl	80020bc <TSL2561_ReadByte>

	//Combine Data register values into single 16 bit variable
	*Copy_uint16Data0Val = data0High * 256 + data0Low;
 8002052:	7bbb      	ldrb	r3, [r7, #14]
 8002054:	b29b      	uxth	r3, r3
 8002056:	021b      	lsls	r3, r3, #8
 8002058:	b29a      	uxth	r2, r3
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	b29b      	uxth	r3, r3
 800205e:	4413      	add	r3, r2
 8002060:	b29a      	uxth	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	801a      	strh	r2, [r3, #0]
	*Copy_uint16Data1Val = data1High * 256 + data1Low;
 8002066:	7b3b      	ldrb	r3, [r7, #12]
 8002068:	b29b      	uxth	r3, r3
 800206a:	021b      	lsls	r3, r3, #8
 800206c:	b29a      	uxth	r2, r3
 800206e:	7b7b      	ldrb	r3, [r7, #13]
 8002070:	b29b      	uxth	r3, r3
 8002072:	4413      	add	r3, r2
 8002074:	b29a      	uxth	r2, r3
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	801a      	strh	r2, [r3, #0]

}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <TSL2561_WriteByte>:
	LightSensor_voidInit();

}

static void TSL2561_WriteByte(uint8_t Copy_uint8RegisterAddress, uint8_t Copy_uint8RegisterValue)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af04      	add	r7, sp, #16
 800208a:	4603      	mov	r3, r0
 800208c:	460a      	mov	r2, r1
 800208e:	71fb      	strb	r3, [r7, #7]
 8002090:	4613      	mov	r3, r2
 8002092:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(LightSensor_I2CChannel, LightSensor_SLAVE_ADDRESS,Copy_uint8RegisterAddress, 1, &Copy_uint8RegisterValue,1,TSL2561_Max_Delay);
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	b29a      	uxth	r2, r3
 8002098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800209c:	9302      	str	r3, [sp, #8]
 800209e:	2301      	movs	r3, #1
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	1dbb      	adds	r3, r7, #6
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	2301      	movs	r3, #1
 80020a8:	2172      	movs	r1, #114	; 0x72
 80020aa:	4803      	ldr	r0, [pc, #12]	; (80020b8 <TSL2561_WriteByte+0x34>)
 80020ac:	f003 f9fa 	bl	80054a4 <HAL_I2C_Mem_Write>
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	2000058c 	.word	0x2000058c

080020bc <TSL2561_ReadByte>:

static void TSL2561_ReadByte(uint8_t Copy_uint8RegisterAddress, uint8_t *Copy_puinit8RecivingVariable)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af04      	add	r7, sp, #16
 80020c2:	4603      	mov	r3, r0
 80020c4:	6039      	str	r1, [r7, #0]
 80020c6:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(LightSensor_I2CChannel, LightSensor_SLAVE_ADDRESS,Copy_uint8RegisterAddress, 1, Copy_puinit8RecivingVariable, 1,TSL2561_Max_Delay);
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020d0:	9302      	str	r3, [sp, #8]
 80020d2:	2301      	movs	r3, #1
 80020d4:	9301      	str	r3, [sp, #4]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2301      	movs	r3, #1
 80020dc:	2172      	movs	r1, #114	; 0x72
 80020de:	4803      	ldr	r0, [pc, #12]	; (80020ec <TSL2561_ReadByte+0x30>)
 80020e0:	f003 fada 	bl	8005698 <HAL_I2C_Mem_Read>
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	2000058c 	.word	0x2000058c

080020f0 <decodeGGA>:
 GGAbuffer is the buffer which stores the GGA Data
 GGASTRUCT is the pointer to the GGA Structure (in the GPS Structure)
 Returns 0 on success
 */

int decodeGGA(char *GGAbuffer, GGASTRUCT *gga) {
 80020f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020f4:	b08e      	sub	sp, #56	; 0x38
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
	inx = 0;
 80020fc:	4b5b      	ldr	r3, [pc, #364]	; (800226c <decodeGGA+0x17c>)
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',')
 8002106:	e004      	b.n	8002112 <decodeGGA+0x22>
		inx++;  // 1st ','
 8002108:	4b58      	ldr	r3, [pc, #352]	; (800226c <decodeGGA+0x17c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	4a57      	ldr	r2, [pc, #348]	; (800226c <decodeGGA+0x17c>)
 8002110:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002112:	4b56      	ldr	r3, [pc, #344]	; (800226c <decodeGGA+0x17c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4413      	add	r3, r2
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b2c      	cmp	r3, #44	; 0x2c
 8002120:	d1f2      	bne.n	8002108 <decodeGGA+0x18>
	inx++;
 8002122:	4b52      	ldr	r3, [pc, #328]	; (800226c <decodeGGA+0x17c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	3301      	adds	r3, #1
 8002128:	4a50      	ldr	r2, [pc, #320]	; (800226c <decodeGGA+0x17c>)
 800212a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 800212c:	e004      	b.n	8002138 <decodeGGA+0x48>
		inx++;  // After time ','
 800212e:	4b4f      	ldr	r3, [pc, #316]	; (800226c <decodeGGA+0x17c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3301      	adds	r3, #1
 8002134:	4a4d      	ldr	r2, [pc, #308]	; (800226c <decodeGGA+0x17c>)
 8002136:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002138:	4b4c      	ldr	r3, [pc, #304]	; (800226c <decodeGGA+0x17c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	461a      	mov	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2b2c      	cmp	r3, #44	; 0x2c
 8002146:	d1f2      	bne.n	800212e <decodeGGA+0x3e>
	inx++;
 8002148:	4b48      	ldr	r3, [pc, #288]	; (800226c <decodeGGA+0x17c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3301      	adds	r3, #1
 800214e:	4a47      	ldr	r2, [pc, #284]	; (800226c <decodeGGA+0x17c>)
 8002150:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002152:	e004      	b.n	800215e <decodeGGA+0x6e>
		inx++;  // after latitude ','
 8002154:	4b45      	ldr	r3, [pc, #276]	; (800226c <decodeGGA+0x17c>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	4a44      	ldr	r2, [pc, #272]	; (800226c <decodeGGA+0x17c>)
 800215c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 800215e:	4b43      	ldr	r3, [pc, #268]	; (800226c <decodeGGA+0x17c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4413      	add	r3, r2
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b2c      	cmp	r3, #44	; 0x2c
 800216c:	d1f2      	bne.n	8002154 <decodeGGA+0x64>
	inx++;
 800216e:	4b3f      	ldr	r3, [pc, #252]	; (800226c <decodeGGA+0x17c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3301      	adds	r3, #1
 8002174:	4a3d      	ldr	r2, [pc, #244]	; (800226c <decodeGGA+0x17c>)
 8002176:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002178:	e004      	b.n	8002184 <decodeGGA+0x94>
		inx++;  // after NS ','
 800217a:	4b3c      	ldr	r3, [pc, #240]	; (800226c <decodeGGA+0x17c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	3301      	adds	r3, #1
 8002180:	4a3a      	ldr	r2, [pc, #232]	; (800226c <decodeGGA+0x17c>)
 8002182:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002184:	4b39      	ldr	r3, [pc, #228]	; (800226c <decodeGGA+0x17c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	461a      	mov	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b2c      	cmp	r3, #44	; 0x2c
 8002192:	d1f2      	bne.n	800217a <decodeGGA+0x8a>
	inx++;
 8002194:	4b35      	ldr	r3, [pc, #212]	; (800226c <decodeGGA+0x17c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	3301      	adds	r3, #1
 800219a:	4a34      	ldr	r2, [pc, #208]	; (800226c <decodeGGA+0x17c>)
 800219c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 800219e:	e004      	b.n	80021aa <decodeGGA+0xba>
		inx++;  // after longitude ','
 80021a0:	4b32      	ldr	r3, [pc, #200]	; (800226c <decodeGGA+0x17c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4a31      	ldr	r2, [pc, #196]	; (800226c <decodeGGA+0x17c>)
 80021a8:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 80021aa:	4b30      	ldr	r3, [pc, #192]	; (800226c <decodeGGA+0x17c>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	461a      	mov	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4413      	add	r3, r2
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b2c      	cmp	r3, #44	; 0x2c
 80021b8:	d1f2      	bne.n	80021a0 <decodeGGA+0xb0>
	inx++;
 80021ba:	4b2c      	ldr	r3, [pc, #176]	; (800226c <decodeGGA+0x17c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	3301      	adds	r3, #1
 80021c0:	4a2a      	ldr	r2, [pc, #168]	; (800226c <decodeGGA+0x17c>)
 80021c2:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 80021c4:	e004      	b.n	80021d0 <decodeGGA+0xe0>
		inx++;  // after EW ','
 80021c6:	4b29      	ldr	r3, [pc, #164]	; (800226c <decodeGGA+0x17c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	3301      	adds	r3, #1
 80021cc:	4a27      	ldr	r2, [pc, #156]	; (800226c <decodeGGA+0x17c>)
 80021ce:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 80021d0:	4b26      	ldr	r3, [pc, #152]	; (800226c <decodeGGA+0x17c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b2c      	cmp	r3, #44	; 0x2c
 80021de:	d1f2      	bne.n	80021c6 <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 80021e0:	4b22      	ldr	r3, [pc, #136]	; (800226c <decodeGGA+0x17c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3301      	adds	r3, #1
 80021e6:	4a21      	ldr	r2, [pc, #132]	; (800226c <decodeGGA+0x17c>)
 80021e8:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2')
 80021ea:	4b20      	ldr	r3, [pc, #128]	; (800226c <decodeGGA+0x17c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4413      	add	r3, r2
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b31      	cmp	r3, #49	; 0x31
 80021f8:	d00f      	beq.n	800221a <decodeGGA+0x12a>
 80021fa:	4b1c      	ldr	r3, [pc, #112]	; (800226c <decodeGGA+0x17c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	461a      	mov	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4413      	add	r3, r2
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b32      	cmp	r3, #50	; 0x32
 8002208:	d007      	beq.n	800221a <decodeGGA+0x12a>
			|| (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 800220a:	4b18      	ldr	r3, [pc, #96]	; (800226c <decodeGGA+0x17c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4413      	add	r3, r2
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b36      	cmp	r3, #54	; 0x36
 8002218:	d106      	bne.n	8002228 <decodeGGA+0x138>
			{
		gga->isfixValid = 1;   // fix available
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	2201      	movs	r2, #1
 800221e:	62da      	str	r2, [r3, #44]	; 0x2c
		inx = 0; // reset the index. We will start from the inx=0 and extract information now
 8002220:	4b12      	ldr	r3, [pc, #72]	; (800226c <decodeGGA+0x17c>)
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
	} else {
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',')
 8002226:	e009      	b.n	800223c <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	2200      	movs	r2, #0
 800222c:	62da      	str	r2, [r3, #44]	; 0x2c
		return 1;  // return error
 800222e:	2301      	movs	r3, #1
 8002230:	e2f3      	b.n	800281a <decodeGGA+0x72a>
		inx++;  // 1st ','
 8002232:	4b0e      	ldr	r3, [pc, #56]	; (800226c <decodeGGA+0x17c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	3301      	adds	r3, #1
 8002238:	4a0c      	ldr	r2, [pc, #48]	; (800226c <decodeGGA+0x17c>)
 800223a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 800223c:	4b0b      	ldr	r3, [pc, #44]	; (800226c <decodeGGA+0x17c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b2c      	cmp	r3, #44	; 0x2c
 800224a:	d1f2      	bne.n	8002232 <decodeGGA+0x142>

	/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)
	inx++;   // reach the first number in time
 800224c:	4b07      	ldr	r3, [pc, #28]	; (800226c <decodeGGA+0x17c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	3301      	adds	r3, #1
 8002252:	4a06      	ldr	r2, [pc, #24]	; (800226c <decodeGGA+0x17c>)
 8002254:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8002256:	f107 030c 	add.w	r3, r7, #12
 800225a:	220c      	movs	r2, #12
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f00c ff4b 	bl	800f0fa <memset>
	i = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8002268:	e016      	b.n	8002298 <decodeGGA+0x1a8>
 800226a:	bf00      	nop
 800226c:	200002f0 	.word	0x200002f0
	{
		buffer[i] = GGAbuffer[inx];
 8002270:	4ba9      	ldr	r3, [pc, #676]	; (8002518 <decodeGGA+0x428>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	7819      	ldrb	r1, [r3, #0]
 800227c:	f107 020c 	add.w	r2, r7, #12
 8002280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002282:	4413      	add	r3, r2
 8002284:	460a      	mov	r2, r1
 8002286:	701a      	strb	r2, [r3, #0]
		i++;
 8002288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800228a:	3301      	adds	r3, #1
 800228c:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 800228e:	4ba2      	ldr	r3, [pc, #648]	; (8002518 <decodeGGA+0x428>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	3301      	adds	r3, #1
 8002294:	4aa0      	ldr	r2, [pc, #640]	; (8002518 <decodeGGA+0x428>)
 8002296:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8002298:	4b9f      	ldr	r3, [pc, #636]	; (8002518 <decodeGGA+0x428>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	461a      	mov	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4413      	add	r3, r2
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2b2c      	cmp	r3, #44	; 0x2c
 80022a6:	d1e3      	bne.n	8002270 <decodeGGA+0x180>
	}

	hr = (atoi(buffer) / 10000) + GMT / 100; // get the hours from the 6 digit number
 80022a8:	f107 030c 	add.w	r3, r7, #12
 80022ac:	4618      	mov	r0, r3
 80022ae:	f00c f8e4 	bl	800e47a <atoi>
 80022b2:	4603      	mov	r3, r0
 80022b4:	4a99      	ldr	r2, [pc, #612]	; (800251c <decodeGGA+0x42c>)
 80022b6:	fb82 1203 	smull	r1, r2, r2, r3
 80022ba:	1312      	asrs	r2, r2, #12
 80022bc:	17db      	asrs	r3, r3, #31
 80022be:	1ad2      	subs	r2, r2, r3
 80022c0:	4b97      	ldr	r3, [pc, #604]	; (8002520 <decodeGGA+0x430>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4997      	ldr	r1, [pc, #604]	; (8002524 <decodeGGA+0x434>)
 80022c6:	fb81 0103 	smull	r0, r1, r1, r3
 80022ca:	1149      	asrs	r1, r1, #5
 80022cc:	17db      	asrs	r3, r3, #31
 80022ce:	1acb      	subs	r3, r1, r3
 80022d0:	4413      	add	r3, r2
 80022d2:	4a95      	ldr	r2, [pc, #596]	; (8002528 <decodeGGA+0x438>)
 80022d4:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer) / 100) % 100) + GMT % 100; // get the minutes from the 6 digit number
 80022d6:	f107 030c 	add.w	r3, r7, #12
 80022da:	4618      	mov	r0, r3
 80022dc:	f00c f8cd 	bl	800e47a <atoi>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4a90      	ldr	r2, [pc, #576]	; (8002524 <decodeGGA+0x434>)
 80022e4:	fb82 1203 	smull	r1, r2, r2, r3
 80022e8:	1152      	asrs	r2, r2, #5
 80022ea:	17db      	asrs	r3, r3, #31
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	4a8d      	ldr	r2, [pc, #564]	; (8002524 <decodeGGA+0x434>)
 80022f0:	fb82 1203 	smull	r1, r2, r2, r3
 80022f4:	1151      	asrs	r1, r2, #5
 80022f6:	17da      	asrs	r2, r3, #31
 80022f8:	1a8a      	subs	r2, r1, r2
 80022fa:	2164      	movs	r1, #100	; 0x64
 80022fc:	fb01 f202 	mul.w	r2, r1, r2
 8002300:	1a9a      	subs	r2, r3, r2
 8002302:	4b87      	ldr	r3, [pc, #540]	; (8002520 <decodeGGA+0x430>)
 8002304:	6819      	ldr	r1, [r3, #0]
 8002306:	4b87      	ldr	r3, [pc, #540]	; (8002524 <decodeGGA+0x434>)
 8002308:	fb83 0301 	smull	r0, r3, r3, r1
 800230c:	1158      	asrs	r0, r3, #5
 800230e:	17cb      	asrs	r3, r1, #31
 8002310:	1ac3      	subs	r3, r0, r3
 8002312:	2064      	movs	r0, #100	; 0x64
 8002314:	fb00 f303 	mul.w	r3, r0, r3
 8002318:	1acb      	subs	r3, r1, r3
 800231a:	4413      	add	r3, r2
 800231c:	4a83      	ldr	r2, [pc, #524]	; (800252c <decodeGGA+0x43c>)
 800231e:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) {
 8002320:	4b82      	ldr	r3, [pc, #520]	; (800252c <decodeGGA+0x43c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b3b      	cmp	r3, #59	; 0x3b
 8002326:	dd09      	ble.n	800233c <decodeGGA+0x24c>
		min = min - 60;
 8002328:	4b80      	ldr	r3, [pc, #512]	; (800252c <decodeGGA+0x43c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	3b3c      	subs	r3, #60	; 0x3c
 800232e:	4a7f      	ldr	r2, [pc, #508]	; (800252c <decodeGGA+0x43c>)
 8002330:	6013      	str	r3, [r2, #0]
		hr++;
 8002332:	4b7d      	ldr	r3, [pc, #500]	; (8002528 <decodeGGA+0x438>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	3301      	adds	r3, #1
 8002338:	4a7b      	ldr	r2, [pc, #492]	; (8002528 <decodeGGA+0x438>)
 800233a:	6013      	str	r3, [r2, #0]
	}
	if (hr < 0) {
 800233c:	4b7a      	ldr	r3, [pc, #488]	; (8002528 <decodeGGA+0x438>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	da09      	bge.n	8002358 <decodeGGA+0x268>
		hr = 24 + hr;
 8002344:	4b78      	ldr	r3, [pc, #480]	; (8002528 <decodeGGA+0x438>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3318      	adds	r3, #24
 800234a:	4a77      	ldr	r2, [pc, #476]	; (8002528 <decodeGGA+0x438>)
 800234c:	6013      	str	r3, [r2, #0]
		daychange--;
 800234e:	4b78      	ldr	r3, [pc, #480]	; (8002530 <decodeGGA+0x440>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	3b01      	subs	r3, #1
 8002354:	4a76      	ldr	r2, [pc, #472]	; (8002530 <decodeGGA+0x440>)
 8002356:	6013      	str	r3, [r2, #0]
	}
	if (hr >= 24) {
 8002358:	4b73      	ldr	r3, [pc, #460]	; (8002528 <decodeGGA+0x438>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b17      	cmp	r3, #23
 800235e:	dd09      	ble.n	8002374 <decodeGGA+0x284>
		hr = hr - 24;
 8002360:	4b71      	ldr	r3, [pc, #452]	; (8002528 <decodeGGA+0x438>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	3b18      	subs	r3, #24
 8002366:	4a70      	ldr	r2, [pc, #448]	; (8002528 <decodeGGA+0x438>)
 8002368:	6013      	str	r3, [r2, #0]
		daychange++;
 800236a:	4b71      	ldr	r3, [pc, #452]	; (8002530 <decodeGGA+0x440>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	3301      	adds	r3, #1
 8002370:	4a6f      	ldr	r2, [pc, #444]	; (8002530 <decodeGGA+0x440>)
 8002372:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 8002374:	4b6c      	ldr	r3, [pc, #432]	; (8002528 <decodeGGA+0x438>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	621a      	str	r2, [r3, #32]
	gga->tim.min = min;
 800237c:	4b6b      	ldr	r3, [pc, #428]	; (800252c <decodeGGA+0x43c>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	625a      	str	r2, [r3, #36]	; 0x24
	gga->tim.sec = atoi(buffer) % 100;
 8002384:	f107 030c 	add.w	r3, r7, #12
 8002388:	4618      	mov	r0, r3
 800238a:	f00c f876 	bl	800e47a <atoi>
 800238e:	4602      	mov	r2, r0
 8002390:	4b64      	ldr	r3, [pc, #400]	; (8002524 <decodeGGA+0x434>)
 8002392:	fb83 1302 	smull	r1, r3, r3, r2
 8002396:	1159      	asrs	r1, r3, #5
 8002398:	17d3      	asrs	r3, r2, #31
 800239a:	1acb      	subs	r3, r1, r3
 800239c:	2164      	movs	r1, #100	; 0x64
 800239e:	fb01 f303 	mul.w	r3, r1, r3
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	6293      	str	r3, [r2, #40]	; 0x28

	/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 80023a8:	4b5b      	ldr	r3, [pc, #364]	; (8002518 <decodeGGA+0x428>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	3301      	adds	r3, #1
 80023ae:	4a5a      	ldr	r2, [pc, #360]	; (8002518 <decodeGGA+0x428>)
 80023b0:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80023b2:	f107 030c 	add.w	r3, r7, #12
 80023b6:	220c      	movs	r2, #12
 80023b8:	2100      	movs	r1, #0
 80023ba:	4618      	mov	r0, r3
 80023bc:	f00c fe9d 	bl	800f0fa <memset>
	i = 0;
 80023c0:	2300      	movs	r3, #0
 80023c2:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after lattitude ','
 80023c4:	e013      	b.n	80023ee <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 80023c6:	4b54      	ldr	r3, [pc, #336]	; (8002518 <decodeGGA+0x428>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	461a      	mov	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4413      	add	r3, r2
 80023d0:	7819      	ldrb	r1, [r3, #0]
 80023d2:	f107 020c 	add.w	r2, r7, #12
 80023d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023d8:	4413      	add	r3, r2
 80023da:	460a      	mov	r2, r1
 80023dc:	701a      	strb	r2, [r3, #0]
		i++;
 80023de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e0:	3301      	adds	r3, #1
 80023e2:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 80023e4:	4b4c      	ldr	r3, [pc, #304]	; (8002518 <decodeGGA+0x428>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	3301      	adds	r3, #1
 80023ea:	4a4b      	ldr	r2, [pc, #300]	; (8002518 <decodeGGA+0x428>)
 80023ec:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after lattitude ','
 80023ee:	4b4a      	ldr	r3, [pc, #296]	; (8002518 <decodeGGA+0x428>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	461a      	mov	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4413      	add	r3, r2
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b2c      	cmp	r3, #44	; 0x2c
 80023fc:	d1e3      	bne.n	80023c6 <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6)
 80023fe:	f107 030c 	add.w	r3, r7, #12
 8002402:	4618      	mov	r0, r3
 8002404:	f7fd ffa4 	bl	8000350 <strlen>
 8002408:	4603      	mov	r3, r0
 800240a:	2b05      	cmp	r3, #5
 800240c:	d801      	bhi.n	8002412 <decodeGGA+0x322>
		return 2;  // If the buffer length is not appropriate, return error
 800240e:	2302      	movs	r3, #2
 8002410:	e203      	b.n	800281a <decodeGGA+0x72a>
	int16_t num = (atoi(buffer)); // change the buffer to the number. It will only convert upto decimal
 8002412:	f107 030c 	add.w	r3, r7, #12
 8002416:	4618      	mov	r0, r3
 8002418:	f00c f82f 	bl	800e47a <atoi>
 800241c:	4603      	mov	r3, r0
 800241e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int j = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8002424:	e002      	b.n	800242c <decodeGGA+0x33c>
		j++;   // Figure out how many digits before the decimal
 8002426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002428:	3301      	adds	r3, #1
 800242a:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 800242c:	f107 020c 	add.w	r2, r7, #12
 8002430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002432:	4413      	add	r3, r2
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b2e      	cmp	r3, #46	; 0x2e
 8002438:	d1f5      	bne.n	8002426 <decodeGGA+0x336>
	j++;
 800243a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243c:	3301      	adds	r3, #1
 800243e:	633b      	str	r3, [r7, #48]	; 0x30
	int declen = (strlen(buffer)) - j; // calculate the number of digit after decimal
 8002440:	f107 030c 	add.w	r3, r7, #12
 8002444:	4618      	mov	r0, r3
 8002446:	f7fd ff83 	bl	8000350 <strlen>
 800244a:	4602      	mov	r2, r0
 800244c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	62bb      	str	r3, [r7, #40]	; 0x28
	int dec = atoi((char*) buffer + j); // conver the decimal part a a separate number
 8002452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002454:	f107 020c 	add.w	r2, r7, #12
 8002458:	4413      	add	r3, r2
 800245a:	4618      	mov	r0, r3
 800245c:	f00c f80d 	bl	800e47a <atoi>
 8002460:	6278      	str	r0, [r7, #36]	; 0x24
	double lat = (num / 100.0) + (dec / pow(10, (declen + 2))); // 1234.56789 = 12.3456789
 8002462:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8002466:	4618      	mov	r0, r3
 8002468:	f7fe f8cc 	bl	8000604 <__aeabi_i2d>
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	4b30      	ldr	r3, [pc, #192]	; (8002534 <decodeGGA+0x444>)
 8002472:	f7fe fa5b 	bl	800092c <__aeabi_ddiv>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	4690      	mov	r8, r2
 800247c:	4699      	mov	r9, r3
 800247e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002480:	f7fe f8c0 	bl	8000604 <__aeabi_i2d>
 8002484:	4604      	mov	r4, r0
 8002486:	460d      	mov	r5, r1
 8002488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800248a:	3302      	adds	r3, #2
 800248c:	4618      	mov	r0, r3
 800248e:	f7fe f8b9 	bl	8000604 <__aeabi_i2d>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	ec43 2b11 	vmov	d1, r2, r3
 800249a:	ed9f 0b1d 	vldr	d0, [pc, #116]	; 8002510 <decodeGGA+0x420>
 800249e:	f00e ff17 	bl	80112d0 <pow>
 80024a2:	ec53 2b10 	vmov	r2, r3, d0
 80024a6:	4620      	mov	r0, r4
 80024a8:	4629      	mov	r1, r5
 80024aa:	f7fe fa3f 	bl	800092c <__aeabi_ddiv>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4640      	mov	r0, r8
 80024b4:	4649      	mov	r1, r9
 80024b6:	f7fd ff59 	bl	800036c <__adddf3>
 80024ba:	4602      	mov	r2, r0
 80024bc:	460b      	mov	r3, r1
 80024be:	e9c7 2306 	strd	r2, r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 80024c2:	6839      	ldr	r1, [r7, #0]
 80024c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024c8:	e9c1 2300 	strd	r2, r3, [r1]
	inx++;
 80024cc:	4b12      	ldr	r3, [pc, #72]	; (8002518 <decodeGGA+0x428>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	3301      	adds	r3, #1
 80024d2:	4a11      	ldr	r2, [pc, #68]	; (8002518 <decodeGGA+0x428>)
 80024d4:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 80024d6:	4b10      	ldr	r3, [pc, #64]	; (8002518 <decodeGGA+0x428>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4413      	add	r3, r2
 80024e0:	781a      	ldrb	r2, [r3, #0]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	721a      	strb	r2, [r3, #8]

	/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 80024e6:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <decodeGGA+0x428>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	3301      	adds	r3, #1
 80024ec:	4a0a      	ldr	r2, [pc, #40]	; (8002518 <decodeGGA+0x428>)
 80024ee:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 80024f0:	4b09      	ldr	r3, [pc, #36]	; (8002518 <decodeGGA+0x428>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	3301      	adds	r3, #1
 80024f6:	4a08      	ldr	r2, [pc, #32]	; (8002518 <decodeGGA+0x428>)
 80024f8:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80024fa:	f107 030c 	add.w	r3, r7, #12
 80024fe:	220c      	movs	r2, #12
 8002500:	2100      	movs	r1, #0
 8002502:	4618      	mov	r0, r3
 8002504:	f00c fdf9 	bl	800f0fa <memset>
	i = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after longitude ','
 800250c:	e028      	b.n	8002560 <decodeGGA+0x470>
 800250e:	bf00      	nop
 8002510:	00000000 	.word	0x00000000
 8002514:	40240000 	.word	0x40240000
 8002518:	200002f0 	.word	0x200002f0
 800251c:	68db8bad 	.word	0x68db8bad
 8002520:	20000000 	.word	0x20000000
 8002524:	51eb851f 	.word	0x51eb851f
 8002528:	200002f4 	.word	0x200002f4
 800252c:	200002f8 	.word	0x200002f8
 8002530:	200002fc 	.word	0x200002fc
 8002534:	40590000 	.word	0x40590000
	{
		buffer[i] = GGAbuffer[inx];
 8002538:	4b89      	ldr	r3, [pc, #548]	; (8002760 <decodeGGA+0x670>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	461a      	mov	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4413      	add	r3, r2
 8002542:	7819      	ldrb	r1, [r3, #0]
 8002544:	f107 020c 	add.w	r2, r7, #12
 8002548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254a:	4413      	add	r3, r2
 800254c:	460a      	mov	r2, r1
 800254e:	701a      	strb	r2, [r3, #0]
		i++;
 8002550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002552:	3301      	adds	r3, #1
 8002554:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 8002556:	4b82      	ldr	r3, [pc, #520]	; (8002760 <decodeGGA+0x670>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	3301      	adds	r3, #1
 800255c:	4a80      	ldr	r2, [pc, #512]	; (8002760 <decodeGGA+0x670>)
 800255e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after longitude ','
 8002560:	4b7f      	ldr	r3, [pc, #508]	; (8002760 <decodeGGA+0x670>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b2c      	cmp	r3, #44	; 0x2c
 800256e:	d1e3      	bne.n	8002538 <decodeGGA+0x448>
	}
	num = (atoi(buffer)); // change the buffer to the number. It will only convert upto decimal
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	4618      	mov	r0, r3
 8002576:	f00b ff80 	bl	800e47a <atoi>
 800257a:	4603      	mov	r3, r0
 800257c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	j = 0;
 800257e:	2300      	movs	r3, #0
 8002580:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8002582:	e002      	b.n	800258a <decodeGGA+0x49a>
		j++;  // Figure out how many digits before the decimal
 8002584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002586:	3301      	adds	r3, #1
 8002588:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 800258a:	f107 020c 	add.w	r2, r7, #12
 800258e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002590:	4413      	add	r3, r2
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b2e      	cmp	r3, #46	; 0x2e
 8002596:	d1f5      	bne.n	8002584 <decodeGGA+0x494>
	j++;
 8002598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800259a:	3301      	adds	r3, #1
 800259c:	633b      	str	r3, [r7, #48]	; 0x30
	declen = (strlen(buffer)) - j; // calculate the number of digit after decimal
 800259e:	f107 030c 	add.w	r3, r7, #12
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fd fed4 	bl	8000350 <strlen>
 80025a8:	4602      	mov	r2, r0
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	62bb      	str	r3, [r7, #40]	; 0x28
	dec = atoi((char*) buffer + j); // conver the decimal part a a separate number
 80025b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b2:	f107 020c 	add.w	r2, r7, #12
 80025b6:	4413      	add	r3, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f00b ff5e 	bl	800e47a <atoi>
 80025be:	6278      	str	r0, [r7, #36]	; 0x24
	lat = (num / 100.0) + (dec / pow(10, (declen + 2))); // 1234.56789 = 12.3456789
 80025c0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fe f81d 	bl	8000604 <__aeabi_i2d>
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	4b65      	ldr	r3, [pc, #404]	; (8002764 <decodeGGA+0x674>)
 80025d0:	f7fe f9ac 	bl	800092c <__aeabi_ddiv>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4690      	mov	r8, r2
 80025da:	4699      	mov	r9, r3
 80025dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025de:	f7fe f811 	bl	8000604 <__aeabi_i2d>
 80025e2:	4604      	mov	r4, r0
 80025e4:	460d      	mov	r5, r1
 80025e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e8:	3302      	adds	r3, #2
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe f80a 	bl	8000604 <__aeabi_i2d>
 80025f0:	4602      	mov	r2, r0
 80025f2:	460b      	mov	r3, r1
 80025f4:	ec43 2b11 	vmov	d1, r2, r3
 80025f8:	ed9f 0b57 	vldr	d0, [pc, #348]	; 8002758 <decodeGGA+0x668>
 80025fc:	f00e fe68 	bl	80112d0 <pow>
 8002600:	ec53 2b10 	vmov	r2, r3, d0
 8002604:	4620      	mov	r0, r4
 8002606:	4629      	mov	r1, r5
 8002608:	f7fe f990 	bl	800092c <__aeabi_ddiv>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4640      	mov	r0, r8
 8002612:	4649      	mov	r1, r9
 8002614:	f7fd feaa 	bl	800036c <__adddf3>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8002620:	6839      	ldr	r1, [r7, #0]
 8002622:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002626:	e9c1 2304 	strd	r2, r3, [r1, #16]
	inx++;
 800262a:	4b4d      	ldr	r3, [pc, #308]	; (8002760 <decodeGGA+0x670>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	3301      	adds	r3, #1
 8002630:	4a4b      	ldr	r2, [pc, #300]	; (8002760 <decodeGGA+0x670>)
 8002632:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 8002634:	4b4a      	ldr	r3, [pc, #296]	; (8002760 <decodeGGA+0x670>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4413      	add	r3, r2
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	761a      	strb	r2, [r3, #24]

	/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 8002644:	4b46      	ldr	r3, [pc, #280]	; (8002760 <decodeGGA+0x670>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3301      	adds	r3, #1
 800264a:	4a45      	ldr	r2, [pc, #276]	; (8002760 <decodeGGA+0x670>)
 800264c:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 800264e:	4b44      	ldr	r3, [pc, #272]	; (8002760 <decodeGGA+0x670>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	3301      	adds	r3, #1
 8002654:	4a42      	ldr	r2, [pc, #264]	; (8002760 <decodeGGA+0x670>)
 8002656:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 8002658:	4b41      	ldr	r3, [pc, #260]	; (8002760 <decodeGGA+0x670>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	3301      	adds	r3, #1
 800265e:	4a40      	ldr	r2, [pc, #256]	; (8002760 <decodeGGA+0x670>)
 8002660:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 8002662:	4b3f      	ldr	r3, [pc, #252]	; (8002760 <decodeGGA+0x670>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	3301      	adds	r3, #1
 8002668:	4a3d      	ldr	r2, [pc, #244]	; (8002760 <decodeGGA+0x670>)
 800266a:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800266c:	f107 030c 	add.w	r3, r7, #12
 8002670:	220c      	movs	r2, #12
 8002672:	2100      	movs	r1, #0
 8002674:	4618      	mov	r0, r3
 8002676:	f00c fd40 	bl	800f0fa <memset>
	i = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') // copy upto the ',' after number of satellites
 800267e:	e013      	b.n	80026a8 <decodeGGA+0x5b8>
	{
		buffer[i] = GGAbuffer[inx];
 8002680:	4b37      	ldr	r3, [pc, #220]	; (8002760 <decodeGGA+0x670>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	461a      	mov	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	7819      	ldrb	r1, [r3, #0]
 800268c:	f107 020c 	add.w	r2, r7, #12
 8002690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002692:	4413      	add	r3, r2
 8002694:	460a      	mov	r2, r1
 8002696:	701a      	strb	r2, [r3, #0]
		i++;
 8002698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800269a:	3301      	adds	r3, #1
 800269c:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 800269e:	4b30      	ldr	r3, [pc, #192]	; (8002760 <decodeGGA+0x670>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	3301      	adds	r3, #1
 80026a4:	4a2e      	ldr	r2, [pc, #184]	; (8002760 <decodeGGA+0x670>)
 80026a6:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') // copy upto the ',' after number of satellites
 80026a8:	4b2d      	ldr	r3, [pc, #180]	; (8002760 <decodeGGA+0x670>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	461a      	mov	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4413      	add	r3, r2
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b2c      	cmp	r3, #44	; 0x2c
 80026b6:	d1e3      	bne.n	8002680 <decodeGGA+0x590>
	}
	gga->numofsat = atoi(buffer); // convert the buffer to number and save into the structure
 80026b8:	f107 030c 	add.w	r3, r7, #12
 80026bc:	4618      	mov	r0, r3
 80026be:	f00b fedc 	bl	800e47a <atoi>
 80026c2:	4602      	mov	r2, r0
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	641a      	str	r2, [r3, #64]	; 0x40

	/***************** skip HDOP  *********************/
	inx++;
 80026c8:	4b25      	ldr	r3, [pc, #148]	; (8002760 <decodeGGA+0x670>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	3301      	adds	r3, #1
 80026ce:	4a24      	ldr	r2, [pc, #144]	; (8002760 <decodeGGA+0x670>)
 80026d0:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 80026d2:	e004      	b.n	80026de <decodeGGA+0x5ee>
		inx++;
 80026d4:	4b22      	ldr	r3, [pc, #136]	; (8002760 <decodeGGA+0x670>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	3301      	adds	r3, #1
 80026da:	4a21      	ldr	r2, [pc, #132]	; (8002760 <decodeGGA+0x670>)
 80026dc:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 80026de:	4b20      	ldr	r3, [pc, #128]	; (8002760 <decodeGGA+0x670>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	461a      	mov	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4413      	add	r3, r2
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b2c      	cmp	r3, #44	; 0x2c
 80026ec:	d1f2      	bne.n	80026d4 <decodeGGA+0x5e4>

	/*************** Altitude calculation ********************/
	inx++;
 80026ee:	4b1c      	ldr	r3, [pc, #112]	; (8002760 <decodeGGA+0x670>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	3301      	adds	r3, #1
 80026f4:	4a1a      	ldr	r2, [pc, #104]	; (8002760 <decodeGGA+0x670>)
 80026f6:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80026f8:	f107 030c 	add.w	r3, r7, #12
 80026fc:	220c      	movs	r2, #12
 80026fe:	2100      	movs	r1, #0
 8002700:	4618      	mov	r0, r3
 8002702:	f00c fcfa 	bl	800f0fa <memset>
	i = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') {
 800270a:	e013      	b.n	8002734 <decodeGGA+0x644>
		buffer[i] = GGAbuffer[inx];
 800270c:	4b14      	ldr	r3, [pc, #80]	; (8002760 <decodeGGA+0x670>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4413      	add	r3, r2
 8002716:	7819      	ldrb	r1, [r3, #0]
 8002718:	f107 020c 	add.w	r2, r7, #12
 800271c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800271e:	4413      	add	r3, r2
 8002720:	460a      	mov	r2, r1
 8002722:	701a      	strb	r2, [r3, #0]
		i++;
 8002724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002726:	3301      	adds	r3, #1
 8002728:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 800272a:	4b0d      	ldr	r3, [pc, #52]	; (8002760 <decodeGGA+0x670>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3301      	adds	r3, #1
 8002730:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <decodeGGA+0x670>)
 8002732:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') {
 8002734:	4b0a      	ldr	r3, [pc, #40]	; (8002760 <decodeGGA+0x670>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b2c      	cmp	r3, #44	; 0x2c
 8002742:	d1e3      	bne.n	800270c <decodeGGA+0x61c>
	}
	num = (atoi(buffer));
 8002744:	f107 030c 	add.w	r3, r7, #12
 8002748:	4618      	mov	r0, r3
 800274a:	f00b fe96 	bl	800e47a <atoi>
 800274e:	4603      	mov	r3, r0
 8002750:	85fb      	strh	r3, [r7, #46]	; 0x2e
	j = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8002756:	e00a      	b.n	800276e <decodeGGA+0x67e>
 8002758:	00000000 	.word	0x00000000
 800275c:	40240000 	.word	0x40240000
 8002760:	200002f0 	.word	0x200002f0
 8002764:	40590000 	.word	0x40590000
		j++;
 8002768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276a:	3301      	adds	r3, #1
 800276c:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 800276e:	f107 020c 	add.w	r2, r7, #12
 8002772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002774:	4413      	add	r3, r2
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b2e      	cmp	r3, #46	; 0x2e
 800277a:	d1f5      	bne.n	8002768 <decodeGGA+0x678>
	j++;
 800277c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800277e:	3301      	adds	r3, #1
 8002780:	633b      	str	r3, [r7, #48]	; 0x30
	declen = (strlen(buffer)) - j;
 8002782:	f107 030c 	add.w	r3, r7, #12
 8002786:	4618      	mov	r0, r3
 8002788:	f7fd fde2 	bl	8000350 <strlen>
 800278c:	4602      	mov	r2, r0
 800278e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	62bb      	str	r3, [r7, #40]	; 0x28
	dec = atoi((char*) buffer + j);
 8002794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002796:	f107 020c 	add.w	r2, r7, #12
 800279a:	4413      	add	r3, r2
 800279c:	4618      	mov	r0, r3
 800279e:	f00b fe6c 	bl	800e47a <atoi>
 80027a2:	6278      	str	r0, [r7, #36]	; 0x24
	lat = (num) + (dec / pow(10, (declen)));
 80027a4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7fd ff2b 	bl	8000604 <__aeabi_i2d>
 80027ae:	4604      	mov	r4, r0
 80027b0:	460d      	mov	r5, r1
 80027b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80027b4:	f7fd ff26 	bl	8000604 <__aeabi_i2d>
 80027b8:	4680      	mov	r8, r0
 80027ba:	4689      	mov	r9, r1
 80027bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027be:	f7fd ff21 	bl	8000604 <__aeabi_i2d>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	ec43 2b11 	vmov	d1, r2, r3
 80027ca:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8002828 <decodeGGA+0x738>
 80027ce:	f00e fd7f 	bl	80112d0 <pow>
 80027d2:	ec53 2b10 	vmov	r2, r3, d0
 80027d6:	4640      	mov	r0, r8
 80027d8:	4649      	mov	r1, r9
 80027da:	f7fe f8a7 	bl	800092c <__aeabi_ddiv>
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	4620      	mov	r0, r4
 80027e4:	4629      	mov	r1, r5
 80027e6:	f7fd fdc1 	bl	800036c <__adddf3>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	e9c7 2306 	strd	r2, r3, [r7, #24]
	gga->alt.altitude = lat;
 80027f2:	6839      	ldr	r1, [r7, #0]
 80027f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027f8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	inx++;
 80027fc:	4b0c      	ldr	r3, [pc, #48]	; (8002830 <decodeGGA+0x740>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	3301      	adds	r3, #1
 8002802:	4a0b      	ldr	r2, [pc, #44]	; (8002830 <decodeGGA+0x740>)
 8002804:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <decodeGGA+0x740>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4413      	add	r3, r2
 8002810:	781a      	ldrb	r2, [r3, #0]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

	return 0;
 8002818:	2300      	movs	r3, #0

}
 800281a:	4618      	mov	r0, r3
 800281c:	3738      	adds	r7, #56	; 0x38
 800281e:	46bd      	mov	sp, r7
 8002820:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002824:	f3af 8000 	nop.w
 8002828:	00000000 	.word	0x00000000
 800282c:	40240000 	.word	0x40240000
 8002830:	200002f0 	.word	0x200002f0

08002834 <TASK_GPS>:
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart6;

void TASK_GPS(void *pvParameters)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af02      	add	r7, sp, #8
 800283a:	6078      	str	r0, [r7, #4]
	uint8_t Decode_Error_Code;
	while(1)
	{
		/*Update the GPS Data*/
		Decode_Error_Code = GPS_uint8DecodeGGAData();
 800283c:	f7fe ffde 	bl	80017fc <GPS_uint8DecodeGGAData>
 8002840:	4603      	mov	r3, r0
 8002842:	73fb      	strb	r3, [r7, #15]

		if(Decode_Error_Code==Decode_Success)
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d1f8      	bne.n	800283c <TASK_GPS+0x8>
		{
			/*Update the completion flag to activate the sendESP_Periodic task*/
			if(Global_GPS_Speed_Completetion==Nothing_Completed)
 800284a:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <TASK_GPS+0x50>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d103      	bne.n	800285a <TASK_GPS+0x26>
			{
				/* Updating the variable to notify the speed algorithm that the gps has
				 * done decoding and it can puplish the periodic data to the WIFI module */
				Global_GPS_Speed_Completetion=Half_Completed_GPS;
 8002852:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <TASK_GPS+0x50>)
 8002854:	2202      	movs	r2, #2
 8002856:	701a      	strb	r2, [r3, #0]
 8002858:	e00f      	b.n	800287a <TASK_GPS+0x46>

			}
			else if(Global_GPS_Speed_Completetion==Half_Completed_Speed)
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <TASK_GPS+0x50>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d10b      	bne.n	800287a <TASK_GPS+0x46>
			{
				/* Reseting the variable for the next update cycle */
				Global_GPS_Speed_Completetion=Nothing_Completed;
 8002862:	4b08      	ldr	r3, [pc, #32]	; (8002884 <TASK_GPS+0x50>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]


				/*Activate the ESPTask*/
				xTaskNotify(Handle_ESP_Periodic,0,eNoAction);
 8002868:	4b07      	ldr	r3, [pc, #28]	; (8002888 <TASK_GPS+0x54>)
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	2300      	movs	r3, #0
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	2300      	movs	r3, #0
 8002872:	2200      	movs	r2, #0
 8002874:	2100      	movs	r1, #0
 8002876:	f008 fea5 	bl	800b5c4 <xTaskGenericNotify>
			}
			/*Stopping the task for 1 second to free the processor*/
			vTaskDelay(pdMS_TO_TICKS(1000));
 800287a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800287e:	f007 fe15 	bl	800a4ac <vTaskDelay>
		Decode_Error_Code = GPS_uint8DecodeGGAData();
 8002882:	e7db      	b.n	800283c <TASK_GPS+0x8>
 8002884:	20000300 	.word	0x20000300
 8002888:	20000864 	.word	0x20000864

0800288c <TASK_CarControl>:

}


void TASK_CarControl(void *pvParameters)
{
 800288c:	b590      	push	{r4, r7, lr}
 800288e:	b087      	sub	sp, #28
 8002890:	af02      	add	r7, sp, #8
 8002892:	6078      	str	r0, [r7, #4]
	uint32_t Local_Notification_Value;
	BaseType_t Notify_Status;
	for (;;) {

		/*Waiting to be notified from the BT ISR */
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_Notification_Value,portMAX_DELAY);
 8002894:	f107 0308 	add.w	r3, r7, #8
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	9200      	str	r2, [sp, #0]
 800289e:	2200      	movs	r2, #0
 80028a0:	2100      	movs	r1, #0
 80028a2:	2000      	movs	r0, #0
 80028a4:	f008 fe06 	bl	800b4b4 <xTaskGenericNotifyWait>
 80028a8:	60f8      	str	r0, [r7, #12]

		if(Notify_Status == pdTRUE)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d1f1      	bne.n	8002894 <TASK_CarControl+0x8>
		{
			// Read data from UART
			switch (received_char)
 80028b0:	4b59      	ldr	r3, [pc, #356]	; (8002a18 <TASK_CarControl+0x18c>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	3b31      	subs	r3, #49	; 0x31
 80028b6:	2b3b      	cmp	r3, #59	; 0x3b
 80028b8:	d8ec      	bhi.n	8002894 <TASK_CarControl+0x8>
 80028ba:	a201      	add	r2, pc, #4	; (adr r2, 80028c0 <TASK_CarControl+0x34>)
 80028bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c0:	080029b1 	.word	0x080029b1
 80028c4:	080029b7 	.word	0x080029b7
 80028c8:	08002895 	.word	0x08002895
 80028cc:	080029bd 	.word	0x080029bd
 80028d0:	080029c3 	.word	0x080029c3
 80028d4:	080029ff 	.word	0x080029ff
 80028d8:	08002a05 	.word	0x08002a05
 80028dc:	08002a0b 	.word	0x08002a0b
 80028e0:	08002895 	.word	0x08002895
 80028e4:	08002895 	.word	0x08002895
 80028e8:	08002895 	.word	0x08002895
 80028ec:	08002895 	.word	0x08002895
 80028f0:	08002895 	.word	0x08002895
 80028f4:	08002895 	.word	0x08002895
 80028f8:	08002895 	.word	0x08002895
 80028fc:	08002895 	.word	0x08002895
 8002900:	08002895 	.word	0x08002895
 8002904:	08002895 	.word	0x08002895
 8002908:	08002895 	.word	0x08002895
 800290c:	08002895 	.word	0x08002895
 8002910:	08002895 	.word	0x08002895
 8002914:	08002895 	.word	0x08002895
 8002918:	08002895 	.word	0x08002895
 800291c:	08002895 	.word	0x08002895
 8002920:	08002895 	.word	0x08002895
 8002924:	08002895 	.word	0x08002895
 8002928:	08002895 	.word	0x08002895
 800292c:	08002895 	.word	0x08002895
 8002930:	08002895 	.word	0x08002895
 8002934:	08002895 	.word	0x08002895
 8002938:	08002895 	.word	0x08002895
 800293c:	08002895 	.word	0x08002895
 8002940:	08002895 	.word	0x08002895
 8002944:	08002895 	.word	0x08002895
 8002948:	08002895 	.word	0x08002895
 800294c:	08002895 	.word	0x08002895
 8002950:	08002895 	.word	0x08002895
 8002954:	08002895 	.word	0x08002895
 8002958:	08002895 	.word	0x08002895
 800295c:	08002895 	.word	0x08002895
 8002960:	08002895 	.word	0x08002895
 8002964:	08002895 	.word	0x08002895
 8002968:	08002895 	.word	0x08002895
 800296c:	08002895 	.word	0x08002895
 8002970:	08002895 	.word	0x08002895
 8002974:	08002895 	.word	0x08002895
 8002978:	08002895 	.word	0x08002895
 800297c:	08002895 	.word	0x08002895
 8002980:	08002895 	.word	0x08002895
 8002984:	08002895 	.word	0x08002895
 8002988:	08002895 	.word	0x08002895
 800298c:	08002895 	.word	0x08002895
 8002990:	08002895 	.word	0x08002895
 8002994:	08002895 	.word	0x08002895
 8002998:	08002895 	.word	0x08002895
 800299c:	08002895 	.word	0x08002895
 80029a0:	08002895 	.word	0x08002895
 80029a4:	08002895 	.word	0x08002895
 80029a8:	08002895 	.word	0x08002895
 80029ac:	08002895 	.word	0x08002895
			{
			case '1':
				Car_Rotate_LeftForward();
 80029b0:	f7fe fe1e 	bl	80015f0 <Car_Rotate_LeftForward>
				break;
 80029b4:	e02e      	b.n	8002a14 <TASK_CarControl+0x188>
			case '2':
				Car_Rotate_Left();
 80029b6:	f7fe fdbf 	bl	8001538 <Car_Rotate_Left>
				break;
 80029ba:	e02b      	b.n	8002a14 <TASK_CarControl+0x188>
			case '4':
				Car_Move_Forward_High_Speed();
 80029bc:	f7fe fd32 	bl	8001424 <Car_Move_Forward_High_Speed>
				break;
 80029c0:	e028      	b.n	8002a14 <TASK_CarControl+0x188>
			case '5':
				Car_Stop();
 80029c2:	f7fe fe43 	bl	800164c <Car_Stop>

				/* Updating the breaking variable to eliminate unnecessary autonomous breaking events could occur*/
				Global_Breaking_Status =Breaking_ON;
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <TASK_CarControl+0x190>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	701a      	strb	r2, [r3, #0]

				/* This timer will reset the above variable every 1.5second to allow autonomous breaking events */
				xTimerStart(Handle_Timer_Breaking_Status,1000);
 80029cc:	4b14      	ldr	r3, [pc, #80]	; (8002a20 <TASK_CarControl+0x194>)
 80029ce:	681c      	ldr	r4, [r3, #0]
 80029d0:	f008 f886 	bl	800aae0 <xTaskGetTickCount>
 80029d4:	4602      	mov	r2, r0
 80029d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	2300      	movs	r3, #0
 80029de:	2101      	movs	r1, #1
 80029e0:	4620      	mov	r0, r4
 80029e2:	f009 f99d 	bl	800bd20 <xTimerGenericCommand>

				/* Checking if a braking warning is already on to turn it off */
				if(Global_Break_Warning_On_Status == Warning_ON)
 80029e6:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <TASK_CarControl+0x198>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d110      	bne.n	8002a10 <TASK_CarControl+0x184>
				{
					/*Stopping the buzzer*/
					Buzzer_voidStop();
 80029ee:	f7fe fc49 	bl	8001284 <Buzzer_voidStop>

					/*Clearing the LCD*/
					LCD_voidClearDisplay();
 80029f2:	f7ff f989 	bl	8001d08 <LCD_voidClearDisplay>

					/* Resetting the warning status */
					Global_Break_Warning_On_Status = Warning_OFF;
 80029f6:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <TASK_CarControl+0x198>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
				}
				break;
 80029fc:	e008      	b.n	8002a10 <TASK_CarControl+0x184>
			case '6':
				Car_Move_Backward();
 80029fe:	f7fe fd3f 	bl	8001480 <Car_Move_Backward>
				break;
 8002a02:	e007      	b.n	8002a14 <TASK_CarControl+0x188>
			case '7':
				Car_Rotate_RightForward();
 8002a04:	f7fe fdc6 	bl	8001594 <Car_Rotate_RightForward>
				break;
 8002a08:	e004      	b.n	8002a14 <TASK_CarControl+0x188>
			case '8':
				Car_Rotate_Right();
 8002a0a:	f7fe fd67 	bl	80014dc <Car_Rotate_Right>
				break;
 8002a0e:	e001      	b.n	8002a14 <TASK_CarControl+0x188>
				break;
 8002a10:	bf00      	nop
 8002a12:	e73f      	b.n	8002894 <TASK_CarControl+0x8>
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_Notification_Value,portMAX_DELAY);
 8002a14:	e73e      	b.n	8002894 <TASK_CarControl+0x8>
 8002a16:	bf00      	nop
 8002a18:	20000858 	.word	0x20000858
 8002a1c:	20000323 	.word	0x20000323
 8002a20:	200008a8 	.word	0x200008a8
 8002a24:	20000324 	.word	0x20000324

08002a28 <TASK_LightSensor>:
		}
	}
}

void TASK_LightSensor(void *pvParameters)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	6078      	str	r0, [r7, #4]
	uint16_t Local_uint16LightSensor_Flux=0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	81fb      	strh	r3, [r7, #14]

	while(1)
	{
		/* Read the intensity */
		LightSensor_uint8ReadIntensity(&Local_uint16LightSensor_Flux);
 8002a34:	f107 030e 	add.w	r3, r7, #14
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff f9ad 	bl	8001d98 <LightSensor_uint8ReadIntensity>

		if(Local_uint16LightSensor_Flux>MAX_LightIntensity)
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d90d      	bls.n	8002a60 <TASK_LightSensor+0x38>
		{
			//Notify the ESPSendStatus task with problem in light
			xTaskNotify(Handle_ESP_Status,Notify_TASK_ESPSend_HighLight,eSetValueWithOverwrite);
 8002a44:	4b09      	ldr	r3, [pc, #36]	; (8002a6c <TASK_LightSensor+0x44>)
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	2300      	movs	r3, #0
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	2205      	movs	r2, #5
 8002a50:	2100      	movs	r1, #0
 8002a52:	f008 fdb7 	bl	800b5c4 <xTaskGenericNotify>

			/*Delaying the task to free the processor*/
			vTaskDelay(pdMS_TO_TICKS(6500));
 8002a56:	f641 1064 	movw	r0, #6500	; 0x1964
 8002a5a:	f007 fd27 	bl	800a4ac <vTaskDelay>
 8002a5e:	e7e9      	b.n	8002a34 <TASK_LightSensor+0xc>
		}
		else
		{

			/*Delaying the task to free the processor*/
			vTaskDelay(pdMS_TO_TICKS(300));
 8002a60:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002a64:	f007 fd22 	bl	800a4ac <vTaskDelay>
		LightSensor_uint8ReadIntensity(&Local_uint16LightSensor_Flux);
 8002a68:	e7e4      	b.n	8002a34 <TASK_LightSensor+0xc>
 8002a6a:	bf00      	nop
 8002a6c:	20000868 	.word	0x20000868

08002a70 <TASK_ESPSend_PeriodicData>:
		}
	}
}

void TASK_ESPSend_PeriodicData(void *pvParameters)
{
 8002a70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af02      	add	r7, sp, #8
 8002a78:	6078      	str	r0, [r7, #4]
	uint32_t Local_uint32NotificationValue;
	while(1)
	{

		/*Reading done from GPS and Speed sensor*/
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,0xFFFFFFFF,&Local_uint32NotificationValue, portMAX_DELAY);
 8002a7a:	f107 0308 	add.w	r3, r7, #8
 8002a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a82:	9200      	str	r2, [sp, #0]
 8002a84:	f04f 32ff 	mov.w	r2, #4294967295
 8002a88:	2100      	movs	r1, #0
 8002a8a:	2000      	movs	r0, #0
 8002a8c:	f008 fd12 	bl	800b4b4 <xTaskGenericNotifyWait>
 8002a90:	60f8      	str	r0, [r7, #12]
		if(Notify_Status == pdTRUE)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d1f0      	bne.n	8002a7a <TASK_ESPSend_PeriodicData+0xa>
		{
			/*Updating the transmission buffer*/
			GPSSPEED_voidBuildMsg(ESP_TX_Buffer_Periodic, GPS_Data.Longitude,GPS_Data.Latitude , Global_Speed);
 8002a98:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <TASK_ESPSend_PeriodicData+0x68>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fd fdc3 	bl	8000628 <__aeabi_f2d>
 8002aa2:	4604      	mov	r4, r0
 8002aa4:	460d      	mov	r5, r1
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <TASK_ESPSend_PeriodicData+0x68>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fd fdbc 	bl	8000628 <__aeabi_f2d>
 8002ab0:	4680      	mov	r8, r0
 8002ab2:	4689      	mov	r9, r1
 8002ab4:	4b09      	ldr	r3, [pc, #36]	; (8002adc <TASK_ESPSend_PeriodicData+0x6c>)
 8002ab6:	881b      	ldrh	r3, [r3, #0]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	ec49 8b11 	vmov	d1, r8, r9
 8002abe:	ec45 4b10 	vmov	d0, r4, r5
 8002ac2:	4807      	ldr	r0, [pc, #28]	; (8002ae0 <TASK_ESPSend_PeriodicData+0x70>)
 8002ac4:	f7fe face 	bl	8001064 <GPSSPEED_voidBuildMsg>

			/*Transmitting the GPS, SPEED elements */
			HAL_UART_Transmit(&huart4,ESP_TX_Buffer_Periodic, sizeof(ESP_TX_Buffer_Periodic), 1500);
 8002ac8:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002acc:	221b      	movs	r2, #27
 8002ace:	4904      	ldr	r1, [pc, #16]	; (8002ae0 <TASK_ESPSend_PeriodicData+0x70>)
 8002ad0:	4804      	ldr	r0, [pc, #16]	; (8002ae4 <TASK_ESPSend_PeriodicData+0x74>)
 8002ad2:	f005 fce6 	bl	80084a2 <HAL_UART_Transmit>
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,0xFFFFFFFF,&Local_uint32NotificationValue, portMAX_DELAY);
 8002ad6:	e7d0      	b.n	8002a7a <TASK_ESPSend_PeriodicData+0xa>
 8002ad8:	200002e4 	.word	0x200002e4
 8002adc:	20000326 	.word	0x20000326
 8002ae0:	20000308 	.word	0x20000308
 8002ae4:	20000748 	.word	0x20000748

08002ae8 <TASK_ESP_SendStatus>:
	}


}
void TASK_ESP_SendStatus (void *pvParameters)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	6078      	str	r0, [r7, #4]
	uint32_t Local_Notification_Value;

	BaseType_t Notify_Status;
	ESP_TX_Buffer_Status[0] = '%';
 8002af0:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002af2:	2225      	movs	r2, #37	; 0x25
 8002af4:	701a      	strb	r2, [r3, #0]
	ESP_TX_Buffer_Status[2] = '^';
 8002af6:	4b19      	ldr	r3, [pc, #100]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002af8:	225e      	movs	r2, #94	; 0x5e
 8002afa:	709a      	strb	r2, [r3, #2]
	ESP_TX_Buffer_Status[3] = '!';
 8002afc:	4b17      	ldr	r3, [pc, #92]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002afe:	2221      	movs	r2, #33	; 0x21
 8002b00:	70da      	strb	r2, [r3, #3]
	while(1)
	{
		/*Waiting to be notified from the TASK_LightSensor */
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,0xffffffff,&Local_Notification_Value,portMAX_DELAY);
 8002b02:	f107 0308 	add.w	r3, r7, #8
 8002b06:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0a:	9200      	str	r2, [sp, #0]
 8002b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b10:	2100      	movs	r1, #0
 8002b12:	2000      	movs	r0, #0
 8002b14:	f008 fcce 	bl	800b4b4 <xTaskGenericNotifyWait>
 8002b18:	60f8      	str	r0, [r7, #12]
		if(Notify_Status == pdTRUE)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d1f0      	bne.n	8002b02 <TASK_ESP_SendStatus+0x1a>
		{

			/* Read data from Light_Sensor_Task */
			switch (Local_Notification_Value)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	d002      	beq.n	8002b2c <TASK_ESP_SendStatus+0x44>
 8002b26:	2b76      	cmp	r3, #118	; 0x76
 8002b28:	d00b      	beq.n	8002b42 <TASK_ESP_SendStatus+0x5a>
 8002b2a:	e015      	b.n	8002b58 <TASK_ESP_SendStatus+0x70>
			{
			case Notify_TASK_ESPSend_HighLight:

				/*Updating the TX buffer with the problem of the high Light intensity*/
				ESP_TX_Buffer_Status[1] = 'L';
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002b2e:	224c      	movs	r2, #76	; 0x4c
 8002b30:	705a      	strb	r2, [r3, #1]

				/*Transmitting the Car status to the Esp */
				HAL_UART_Transmit(&huart4,ESP_TX_Buffer_Status, sizeof(ESP_TX_Buffer_Status), 1500);
 8002b32:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002b36:	2204      	movs	r2, #4
 8002b38:	4908      	ldr	r1, [pc, #32]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002b3a:	4809      	ldr	r0, [pc, #36]	; (8002b60 <TASK_ESP_SendStatus+0x78>)
 8002b3c:	f005 fcb1 	bl	80084a2 <HAL_UART_Transmit>
				break;
 8002b40:	e00a      	b.n	8002b58 <TASK_ESP_SendStatus+0x70>

			case Notify_TASK_ESPSend_RequestOvertake:

				/* Updating the TX buffer with the avoid Overtaking */
				ESP_TX_Buffer_Status[1] = 'K';
 8002b42:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002b44:	224b      	movs	r2, #75	; 0x4b
 8002b46:	705a      	strb	r2, [r3, #1]

				/*Transmitting the Car status to the Esp */
				HAL_UART_Transmit(&huart4,ESP_TX_Buffer_Status, sizeof(ESP_TX_Buffer_Status), 1500);
 8002b48:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002b4c:	2204      	movs	r2, #4
 8002b4e:	4903      	ldr	r1, [pc, #12]	; (8002b5c <TASK_ESP_SendStatus+0x74>)
 8002b50:	4803      	ldr	r0, [pc, #12]	; (8002b60 <TASK_ESP_SendStatus+0x78>)
 8002b52:	f005 fca6 	bl	80084a2 <HAL_UART_Transmit>
				break;
 8002b56:	bf00      	nop
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,0xffffffff,&Local_Notification_Value,portMAX_DELAY);
 8002b58:	e7d3      	b.n	8002b02 <TASK_ESP_SendStatus+0x1a>
 8002b5a:	bf00      	nop
 8002b5c:	20000304 	.word	0x20000304
 8002b60:	20000748 	.word	0x20000748

08002b64 <TASK_ESP_Receive>:
		}
	}
}

void TASK_ESP_Receive (void *pvParameters)
{
 8002b64:	b590      	push	{r4, r7, lr}
 8002b66:	b089      	sub	sp, #36	; 0x24
 8002b68:	af02      	add	r7, sp, #8
 8002b6a:	6078      	str	r0, [r7, #4]
	BaseType_t Notify_Status;
	uint32_t Local_uint32NotificationValue;
	uint16_t Local_uint16Distance = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	817b      	strh	r3, [r7, #10]
	uint8_t Local_Ultrasonic_ErrorCode = 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	75fb      	strb	r3, [r7, #23]
	while(1)
	{
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002b74:	f107 030c 	add.w	r3, r7, #12
 8002b78:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7c:	9200      	str	r2, [sp, #0]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2100      	movs	r1, #0
 8002b82:	2000      	movs	r0, #0
 8002b84:	f008 fc96 	bl	800b4b4 <xTaskGenericNotifyWait>
 8002b88:	6138      	str	r0, [r7, #16]
		if(Notify_Status == pdTRUE)
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d1f1      	bne.n	8002b74 <TASK_ESP_Receive+0x10>
		{
			switch(ESP_Recieved_Char)
 8002b90:	4b38      	ldr	r3, [pc, #224]	; (8002c74 <TASK_ESP_Receive+0x110>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	2b42      	cmp	r3, #66	; 0x42
 8002b96:	d168      	bne.n	8002c6a <TASK_ESP_Receive+0x106>
			{
			case Notify_TASK_ESPRecieve_Break:

				/* Stopping preemption of other tasks in this critical section */
				vTaskSuspendAll();
 8002b98:	f007 fe94 	bl	800a8c4 <vTaskSuspendAll>

				/* Calculating the car distance */
				Local_Ultrasonic_ErrorCode = Ultrasonic_uint8Get_Distance_In_Cm(&Local_uint16Distance);
 8002b9c:	f107 030a 	add.w	r3, r7, #10
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 fba7 	bl	80032f4 <Ultrasonic_uint8Get_Distance_In_Cm>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	75fb      	strb	r3, [r7, #23]

				/* Checking the Car Infront distance value & the error code to take the appropriate action */
				if((Local_Ultrasonic_ErrorCode == Calculation_Success) && (Local_uint16Distance <= THRESHOLD_DISTANCE_INFRONT_IN_CENTIMETER))
 8002baa:	7dfb      	ldrb	r3, [r7, #23]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d11b      	bne.n	8002be8 <TASK_ESP_Receive+0x84>
 8002bb0:	897b      	ldrh	r3, [r7, #10]
 8002bb2:	2b82      	cmp	r3, #130	; 0x82
 8002bb4:	d818      	bhi.n	8002be8 <TASK_ESP_Receive+0x84>
				{
					/* Taking the action of breaking */
					Car_Stop();
 8002bb6:	f7fe fd49 	bl	800164c <Car_Stop>

					/* Presenting the warning to the driver in sort of buzzer sound & display warning */
					Buzzer_voidHighSound();
 8002bba:	f7fe fb53 	bl	8001264 <Buzzer_voidHighSound>
					LCD_AvoidHardBraking();
 8002bbe:	f7fe fedd 	bl	800197c <LCD_AvoidHardBraking>

					/* Updating Warning Status, so if the user uses brakes the visual and audio warning stops */
					Global_Break_Warning_On_Status = Warning_ON;
 8002bc2:	4b2d      	ldr	r3, [pc, #180]	; (8002c78 <TASK_ESP_Receive+0x114>)
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	701a      	strb	r2, [r3, #0]

					/* Resuming the tasks */
					xTaskResumeAll();
 8002bc8:	f007 fe8a 	bl	800a8e0 <xTaskResumeAll>

					/* Start the timer to stop the buzzer and clear LCD after period of specified time */
					xTimerStart(Handle_Timer_RecieveESP,1000);
 8002bcc:	4b2b      	ldr	r3, [pc, #172]	; (8002c7c <TASK_ESP_Receive+0x118>)
 8002bce:	681c      	ldr	r4, [r3, #0]
 8002bd0:	f007 ff86 	bl	800aae0 <xTaskGetTickCount>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	2300      	movs	r3, #0
 8002bde:	2101      	movs	r1, #1
 8002be0:	4620      	mov	r0, r4
 8002be2:	f009 f89d 	bl	800bd20 <xTimerGenericCommand>
 8002be6:	e03f      	b.n	8002c68 <TASK_ESP_Receive+0x104>
				}
				else if((Local_Ultrasonic_ErrorCode == Calculation_Success) && (Local_uint16Distance > THRESHOLD_DISTANCE_INFRONT_IN_CENTIMETER))
 8002be8:	7dfb      	ldrb	r3, [r7, #23]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d122      	bne.n	8002c34 <TASK_ESP_Receive+0xd0>
 8002bee:	897b      	ldrh	r3, [r7, #10]
 8002bf0:	2b82      	cmp	r3, #130	; 0x82
 8002bf2:	d91f      	bls.n	8002c34 <TASK_ESP_Receive+0xd0>
				{
					/* No Breaking */

					/* Presenting the warning to the driver in sort of buzzer sound & display warning */
					Buzzer_voidHighSound();
 8002bf4:	f7fe fb36 	bl	8001264 <Buzzer_voidHighSound>
					LCD_AvoidHardBraking();
 8002bf8:	f7fe fec0 	bl	800197c <LCD_AvoidHardBraking>

					/* Updating Warning Status, so if the user uses brakes the visual and audio warning stops */
					Global_Break_Warning_On_Status = Warning_ON;
 8002bfc:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <TASK_ESP_Receive+0x114>)
 8002bfe:	2201      	movs	r2, #1
 8002c00:	701a      	strb	r2, [r3, #0]

					/* Resuming the tasks */
					xTaskResumeAll();
 8002c02:	f007 fe6d 	bl	800a8e0 <xTaskResumeAll>

					/* Start the timer to stop the buzzer and clear LCD after period of specified time */
					xTimerStart(Handle_Timer_RecieveESP,1000);
 8002c06:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <TASK_ESP_Receive+0x118>)
 8002c08:	681c      	ldr	r4, [r3, #0]
 8002c0a:	f007 ff69 	bl	800aae0 <xTaskGetTickCount>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	2300      	movs	r3, #0
 8002c18:	2101      	movs	r1, #1
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f009 f880 	bl	800bd20 <xTimerGenericCommand>

					/* Notify a task to handle if the user didnt stop after the warning till the distance reaches the threshold*/
					xTaskNotify(Handle_Distance_AboveThreshold,NULL,eNoAction);
 8002c20:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <TASK_ESP_Receive+0x11c>)
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	2300      	movs	r3, #0
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	f008 fcc9 	bl	800b5c4 <xTaskGenericNotify>
 8002c32:	e019      	b.n	8002c68 <TASK_ESP_Receive+0x104>

				}
				else if((Local_Ultrasonic_ErrorCode == Calculation_Failed) || (Local_Ultrasonic_ErrorCode == TIMEOUT_ECHO_OCCURED) )
 8002c34:	7dfb      	ldrb	r3, [r7, #23]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <TASK_ESP_Receive+0xdc>
 8002c3a:	7dfb      	ldrb	r3, [r7, #23]
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d116      	bne.n	8002c6e <TASK_ESP_Receive+0x10a>
				{
					/* Calculation failed means that most probably the front car is farther than 4 meters so just a visual alert
					 * and a weak audio alert is enough */
					LCD_Normal_Alert();
 8002c40:	f7fe ff62 	bl	8001b08 <LCD_Normal_Alert>
					Buzzer_voidHighSound();
 8002c44:	f7fe fb0e 	bl	8001264 <Buzzer_voidHighSound>

					/* Start the timer to stop the buzzer and clear LCD after period of specified time */
					xTimerStart(Handle_Timer_RecieveESP,1000);
 8002c48:	4b0c      	ldr	r3, [pc, #48]	; (8002c7c <TASK_ESP_Receive+0x118>)
 8002c4a:	681c      	ldr	r4, [r3, #0]
 8002c4c:	f007 ff48 	bl	800aae0 <xTaskGetTickCount>
 8002c50:	4602      	mov	r2, r0
 8002c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	f009 f85f 	bl	800bd20 <xTimerGenericCommand>

					/* Resuming the tasks */
					xTaskResumeAll();
 8002c62:	f007 fe3d 	bl	800a8e0 <xTaskResumeAll>
					/* Do Nothing */
				}



				break;
 8002c66:	e002      	b.n	8002c6e <TASK_ESP_Receive+0x10a>
 8002c68:	e001      	b.n	8002c6e <TASK_ESP_Receive+0x10a>

			default:
				break;
 8002c6a:	bf00      	nop
 8002c6c:	e782      	b.n	8002b74 <TASK_ESP_Receive+0x10>
				break;
 8002c6e:	bf00      	nop
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002c70:	e780      	b.n	8002b74 <TASK_ESP_Receive+0x10>
 8002c72:	bf00      	nop
 8002c74:	20000859 	.word	0x20000859
 8002c78:	20000324 	.word	0x20000324
 8002c7c:	200008a4 	.word	0x200008a4
 8002c80:	20000874 	.word	0x20000874

08002c84 <TASK_Distance_AboveThreshold>:


}

void TASK_Distance_AboveThreshold(void *pvParameters)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	; 0x28
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	6078      	str	r0, [r7, #4]
	BaseType_t Notify_Status;
	uint32_t Local_uint32NotificationValue;
	TickType_t Local_TickTypeTicks_Now = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61fb      	str	r3, [r7, #28]
	uint16_t Local_uint16Distance = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	81fb      	strh	r3, [r7, #14]
	uint8_t  Local_Ultrasonic_Error_Code = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	76fb      	strb	r3, [r7, #27]
	while(1)
	{
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002c98:	f107 0310 	add.w	r3, r7, #16
 8002c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca0:	9200      	str	r2, [sp, #0]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	f008 fc04 	bl	800b4b4 <xTaskGenericNotifyWait>
 8002cac:	6178      	str	r0, [r7, #20]
		if( (Notify_Status == pdTRUE) && (Global_Breaking_Status == Breaking_OFF))
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d1f1      	bne.n	8002c98 <TASK_Distance_AboveThreshold+0x14>
 8002cb4:	4b1b      	ldr	r3, [pc, #108]	; (8002d24 <TASK_Distance_AboveThreshold+0xa0>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1ed      	bne.n	8002c98 <TASK_Distance_AboveThreshold+0x14>
		{
			Local_TickTypeTicks_Now = xTaskGetTickCount();
 8002cbc:	f007 ff10 	bl	800aae0 <xTaskGetTickCount>
 8002cc0:	61f8      	str	r0, [r7, #28]
			while(((xTaskGetTickCount() - Local_TickTypeTicks_Now) < 3500) && (Global_Breaking_Status == Breaking_OFF))
 8002cc2:	e020      	b.n	8002d06 <TASK_Distance_AboveThreshold+0x82>
			{
				Local_Ultrasonic_Error_Code = Ultrasonic_uint8Get_Distance_In_Cm(&Local_uint16Distance);
 8002cc4:	f107 030e 	add.w	r3, r7, #14
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fb13 	bl	80032f4 <Ultrasonic_uint8Get_Distance_In_Cm>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	76fb      	strb	r3, [r7, #27]

				if((Local_Ultrasonic_Error_Code == Calculation_Success) && (Local_uint16Distance <= THRESHOLD_DISTANCE_INFRONT_IN_CENTIMETER))
 8002cd2:	7efb      	ldrb	r3, [r7, #27]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d116      	bne.n	8002d06 <TASK_Distance_AboveThreshold+0x82>
 8002cd8:	89fb      	ldrh	r3, [r7, #14]
 8002cda:	2b82      	cmp	r3, #130	; 0x82
 8002cdc:	d813      	bhi.n	8002d06 <TASK_Distance_AboveThreshold+0x82>
				{
					/* Stopping the car */
					Car_Stop();
 8002cde:	f7fe fcb5 	bl	800164c <Car_Stop>

					/* Stopping the unnecessary warning */
					Buzzer_voidStop();
 8002ce2:	f7fe facf 	bl	8001284 <Buzzer_voidStop>
					LCD_voidClearDisplay();
 8002ce6:	f7ff f80f 	bl	8001d08 <LCD_voidClearDisplay>

					/* Reseting the warning status */
					Global_Break_Warning_On_Status = Warning_OFF;
 8002cea:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <TASK_Distance_AboveThreshold+0xa4>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]

					/* Stopping the unnecessary timer */
					xTimerStop(Handle_Timer_RecieveESP,1000);
 8002cf0:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <TASK_Distance_AboveThreshold+0xa8>)
 8002cf2:	6818      	ldr	r0, [r3, #0]
 8002cf4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	2103      	movs	r1, #3
 8002d00:	f009 f80e 	bl	800bd20 <xTimerGenericCommand>

					/* Breaking out of the loop to get the task in the blocking mode to free up the processor */
					break;
 8002d04:	e00c      	b.n	8002d20 <TASK_Distance_AboveThreshold+0x9c>
			while(((xTaskGetTickCount() - Local_TickTypeTicks_Now) < 3500) && (Global_Breaking_Status == Breaking_OFF))
 8002d06:	f007 feeb 	bl	800aae0 <xTaskGetTickCount>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f640 52ab 	movw	r2, #3499	; 0xdab
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d8bf      	bhi.n	8002c98 <TASK_Distance_AboveThreshold+0x14>
 8002d18:	4b02      	ldr	r3, [pc, #8]	; (8002d24 <TASK_Distance_AboveThreshold+0xa0>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0d1      	beq.n	8002cc4 <TASK_Distance_AboveThreshold+0x40>
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002d20:	e7ba      	b.n	8002c98 <TASK_Distance_AboveThreshold+0x14>
 8002d22:	bf00      	nop
 8002d24:	20000323 	.word	0x20000323
 8002d28:	20000324 	.word	0x20000324
 8002d2c:	200008a4 	.word	0x200008a4

08002d30 <TASK_Rasp_Receive>:


}

void TASK_Rasp_Receive(void *pvParameters)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	6078      	str	r0, [r7, #4]
	BaseType_t Notify_Status;
	uint32_t Local_uint32NotificationValue;
	uint32_t Local_uint32Timeout = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
	while(1)
	{
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002d3c:	f107 030c 	add.w	r3, r7, #12
 8002d40:	f04f 32ff 	mov.w	r2, #4294967295
 8002d44:	9200      	str	r2, [sp, #0]
 8002d46:	2200      	movs	r2, #0
 8002d48:	2100      	movs	r1, #0
 8002d4a:	2000      	movs	r0, #0
 8002d4c:	f008 fbb2 	bl	800b4b4 <xTaskGenericNotifyWait>
 8002d50:	6138      	str	r0, [r7, #16]
		if(Notify_Status == pdTRUE)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d1f1      	bne.n	8002d3c <TASK_Rasp_Receive+0xc>
		{
			if((Rasp_Recieved_Char == Notify_TASK_RaspRecieve_pass_RightLane)||(Rasp_Recieved_Char == Notify_TASK_RaspRecieve_pass_LeftLane))
 8002d58:	4b38      	ldr	r3, [pc, #224]	; (8002e3c <TASK_Rasp_Receive+0x10c>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	2b57      	cmp	r3, #87	; 0x57
 8002d5e:	d003      	beq.n	8002d68 <TASK_Rasp_Receive+0x38>
 8002d60:	4b36      	ldr	r3, [pc, #216]	; (8002e3c <TASK_Rasp_Receive+0x10c>)
 8002d62:	881b      	ldrh	r3, [r3, #0]
 8002d64:	2b45      	cmp	r3, #69	; 0x45
 8002d66:	d109      	bne.n	8002d7c <TASK_Rasp_Receive+0x4c>
			{
				xTaskNotify(Handle_ESP_Status,Notify_TASK_ESPSend_RequestOvertake,eSetValueWithOverwrite);
 8002d68:	4b35      	ldr	r3, [pc, #212]	; (8002e40 <TASK_Rasp_Receive+0x110>)
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	2303      	movs	r3, #3
 8002d72:	2276      	movs	r2, #118	; 0x76
 8002d74:	2100      	movs	r1, #0
 8002d76:	f008 fc25 	bl	800b5c4 <xTaskGenericNotify>
 8002d7a:	e05e      	b.n	8002e3a <TASK_Rasp_Receive+0x10a>

			}
			else if((Rasp_Recieved_Char == Notify_TASK_RaspRecieve_TurnRight))
 8002d7c:	4b2f      	ldr	r3, [pc, #188]	; (8002e3c <TASK_Rasp_Receive+0x10c>)
 8002d7e:	881b      	ldrh	r3, [r3, #0]
 8002d80:	2b41      	cmp	r3, #65	; 0x41
 8002d82:	d125      	bne.n	8002dd0 <TASK_Rasp_Receive+0xa0>
			{
				/* Suspending the CarControl task to ignore the life threatening wrong user decision */
				//vTaskSuspend(Handle_CarControl);

				while((Rasp_Recieved_Char != 'C') && (Local_uint32Timeout < TIMEOUT_INSTRUCTIONS_TO_2500_Millis) )
 8002d84:	e004      	b.n	8002d90 <TASK_Rasp_Receive+0x60>
				{
					/* Rotating right till receiving the approval of the raspberry */
					Car_Rotate_RightForward();
 8002d86:	f7fe fc05 	bl	8001594 <Car_Rotate_RightForward>

					/* Increasing the timeout in case of an issue with the raspberry */
					Local_uint32Timeout++;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	617b      	str	r3, [r7, #20]
				while((Rasp_Recieved_Char != 'C') && (Local_uint32Timeout < TIMEOUT_INSTRUCTIONS_TO_2500_Millis) )
 8002d90:	4b2a      	ldr	r3, [pc, #168]	; (8002e3c <TASK_Rasp_Receive+0x10c>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	2b43      	cmp	r3, #67	; 0x43
 8002d96:	d004      	beq.n	8002da2 <TASK_Rasp_Receive+0x72>
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d9f1      	bls.n	8002d86 <TASK_Rasp_Receive+0x56>

				/* After the raspberry approval, giving the control back to the user */
				//vTaskResume(Handle_CarControl);

				/* Clearing the warning if still on */
				if(Global_Overtake_Warning_Status == Warning_ON)
 8002da2:	4b28      	ldr	r3, [pc, #160]	; (8002e44 <TASK_Rasp_Receive+0x114>)
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d10f      	bne.n	8002dca <TASK_Rasp_Receive+0x9a>
				{
					/* Stopping the warning action */
					Buzzer_voidStop();
 8002daa:	f7fe fa6b 	bl	8001284 <Buzzer_voidStop>
					LCD_voidClearDisplay();
 8002dae:	f7fe ffab 	bl	8001d08 <LCD_voidClearDisplay>

					/* Stopping the unNessecary timer */
					xTimerStop(Handle_Timer_RecieveESP,100);
 8002db2:	4b25      	ldr	r3, [pc, #148]	; (8002e48 <TASK_Rasp_Receive+0x118>)
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	2364      	movs	r3, #100	; 0x64
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2103      	movs	r1, #3
 8002dc0:	f008 ffae 	bl	800bd20 <xTimerGenericCommand>

					/* Reseting the global variable */
					Global_Overtake_Warning_Status = Warning_OFF;
 8002dc4:	4b1f      	ldr	r3, [pc, #124]	; (8002e44 <TASK_Rasp_Receive+0x114>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]

				}else{/* Do Nothing */}

				/* Reseting the timeout */
				Local_uint32Timeout = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	617b      	str	r3, [r7, #20]
 8002dce:	e7b5      	b.n	8002d3c <TASK_Rasp_Receive+0xc>
			}
			else if((Rasp_Recieved_Char == Notify_TASK_RaspRecieve_TurnLeft))
 8002dd0:	4b1a      	ldr	r3, [pc, #104]	; (8002e3c <TASK_Rasp_Receive+0x10c>)
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	2b5a      	cmp	r3, #90	; 0x5a
 8002dd6:	d1b1      	bne.n	8002d3c <TASK_Rasp_Receive+0xc>
			{

				/* Suspending the CarControl task to ignore the life threatening wrong user decision */
				vTaskSuspend(Handle_CarControl);
 8002dd8:	4b1c      	ldr	r3, [pc, #112]	; (8002e4c <TASK_Rasp_Receive+0x11c>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f007 fb9d 	bl	800a51c <vTaskSuspend>

				while((Rasp_Recieved_Char != 'C') &&(Local_uint32Timeout< TIMEOUT_INSTRUCTIONS_TO_2500_Millis) )
 8002de2:	e004      	b.n	8002dee <TASK_Rasp_Receive+0xbe>
				{
					/* Rotating right till receiving the approval of the raspberry */
					Car_Rotate_LeftForward();
 8002de4:	f7fe fc04 	bl	80015f0 <Car_Rotate_LeftForward>

					/* Increasing the timeout in case of an issue with the raspberry */
					Local_uint32Timeout++;
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	3301      	adds	r3, #1
 8002dec:	617b      	str	r3, [r7, #20]
				while((Rasp_Recieved_Char != 'C') &&(Local_uint32Timeout< TIMEOUT_INSTRUCTIONS_TO_2500_Millis) )
 8002dee:	4b13      	ldr	r3, [pc, #76]	; (8002e3c <TASK_Rasp_Receive+0x10c>)
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	2b43      	cmp	r3, #67	; 0x43
 8002df4:	d004      	beq.n	8002e00 <TASK_Rasp_Receive+0xd0>
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d9f1      	bls.n	8002de4 <TASK_Rasp_Receive+0xb4>
				}

				/* Stopping the Car */
				Car_Stop();
 8002e00:	f7fe fc24 	bl	800164c <Car_Stop>

				/* After the raspberry approval, giving the control back to the user */
				vTaskResume(Handle_CarControl);
 8002e04:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <TASK_Rasp_Receive+0x11c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f007 fc67 	bl	800a6dc <vTaskResume>

				/* Clearing the warning if still on */
				if(Global_Overtake_Warning_Status == Warning_ON)
 8002e0e:	4b0d      	ldr	r3, [pc, #52]	; (8002e44 <TASK_Rasp_Receive+0x114>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d10f      	bne.n	8002e36 <TASK_Rasp_Receive+0x106>
				{
					/* Stopping the warning action */
					Buzzer_voidStop();
 8002e16:	f7fe fa35 	bl	8001284 <Buzzer_voidStop>
					LCD_voidClearDisplay();
 8002e1a:	f7fe ff75 	bl	8001d08 <LCD_voidClearDisplay>

					/* Stopping the unNessecary timer */
					xTimerStop(Handle_Timer_RecieveESP,100);
 8002e1e:	4b0a      	ldr	r3, [pc, #40]	; (8002e48 <TASK_Rasp_Receive+0x118>)
 8002e20:	6818      	ldr	r0, [r3, #0]
 8002e22:	2364      	movs	r3, #100	; 0x64
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	2300      	movs	r3, #0
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2103      	movs	r1, #3
 8002e2c:	f008 ff78 	bl	800bd20 <xTimerGenericCommand>

					/* Reseting the global variable */
					Global_Overtake_Warning_Status = Warning_OFF;
 8002e30:	4b04      	ldr	r3, [pc, #16]	; (8002e44 <TASK_Rasp_Receive+0x114>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	701a      	strb	r2, [r3, #0]

				}else{/* Do Nothing */}

				/* Reseting the timeout */
				Local_uint32Timeout = 0;
 8002e36:	2300      	movs	r3, #0
 8002e38:	617b      	str	r3, [r7, #20]
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002e3a:	e77f      	b.n	8002d3c <TASK_Rasp_Receive+0xc>
 8002e3c:	2000085a 	.word	0x2000085a
 8002e40:	20000868 	.word	0x20000868
 8002e44:	20000325 	.word	0x20000325
 8002e48:	200008a4 	.word	0x200008a4
 8002e4c:	2000085c 	.word	0x2000085c

08002e50 <TASK_Rasp_Send>:
	}

}

void TASK_Rasp_Send(void *pvParameters)
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b087      	sub	sp, #28
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	6078      	str	r0, [r7, #4]
	BaseType_t Notify_Status;
	uint32_t Local_uint32NotificationValue;
	while(1)
	{
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002e58:	f107 0308 	add.w	r3, r7, #8
 8002e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e60:	9200      	str	r2, [sp, #0]
 8002e62:	2200      	movs	r2, #0
 8002e64:	2100      	movs	r1, #0
 8002e66:	2000      	movs	r0, #0
 8002e68:	f008 fb24 	bl	800b4b4 <xTaskGenericNotifyWait>
 8002e6c:	60f8      	str	r0, [r7, #12]
		if(Notify_Status == pdTRUE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d1f1      	bne.n	8002e58 <TASK_Rasp_Send+0x8>
		{
			if(Local_uint32NotificationValue == Notify_TASK_RaspSend_Overtake_Clear)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b4f      	cmp	r3, #79	; 0x4f
 8002e78:	d116      	bne.n	8002ea8 <TASK_Rasp_Send+0x58>
			{
				/* Sending the Clear_to_Overtake or NotClear_to_overtake to the Raspberry after receiving it from the ESP */
				HAL_UART_Transmit(&huart6,&Local_uint32NotificationValue, sizeof(Local_uint32NotificationValue), 2);
 8002e7a:	f107 0108 	add.w	r1, r7, #8
 8002e7e:	2302      	movs	r3, #2
 8002e80:	2204      	movs	r2, #4
 8002e82:	4819      	ldr	r0, [pc, #100]	; (8002ee8 <TASK_Rasp_Send+0x98>)
 8002e84:	f005 fb0d 	bl	80084a2 <HAL_UART_Transmit>

				/* Comforting the driver that he can overtake */
				LCD_OverTake_Approved();
 8002e88:	f7fe fd60 	bl	800194c <LCD_OverTake_Approved>

				/* Start the timer to eliminate the warning after a period of time */
				xTimerStart(Handle_Timer_RecieveESP,500);
 8002e8c:	4b17      	ldr	r3, [pc, #92]	; (8002eec <TASK_Rasp_Send+0x9c>)
 8002e8e:	681c      	ldr	r4, [r3, #0]
 8002e90:	f007 fe26 	bl	800aae0 <xTaskGetTickCount>
 8002e94:	4602      	mov	r2, r0
 8002e96:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	f008 ff3d 	bl	800bd20 <xTimerGenericCommand>
 8002ea6:	e7d7      	b.n	8002e58 <TASK_Rasp_Send+0x8>
			}
			else if(Local_uint32NotificationValue == Notify_TASK_RaspSend_Overtake_NotClear)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b4e      	cmp	r3, #78	; 0x4e
 8002eac:	d1d4      	bne.n	8002e58 <TASK_Rasp_Send+0x8>
			{
				/* Sending the Clear_to_Overtake or NotClear_to_overtake to the Raspberry after receiving it from the ESP */
				HAL_UART_Transmit(&huart6,&Local_uint32NotificationValue, sizeof(Local_uint32NotificationValue), 2);
 8002eae:	f107 0108 	add.w	r1, r7, #8
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	2204      	movs	r2, #4
 8002eb6:	480c      	ldr	r0, [pc, #48]	; (8002ee8 <TASK_Rasp_Send+0x98>)
 8002eb8:	f005 faf3 	bl	80084a2 <HAL_UART_Transmit>

				/* Warning ON */
				Buzzer_voidHighSound();
 8002ebc:	f7fe f9d2 	bl	8001264 <Buzzer_voidHighSound>
				LCD_AvoidOvertaking_Warning();
 8002ec0:	f7fe fd74 	bl	80019ac <LCD_AvoidOvertaking_Warning>

				/* Updating the global variable */
				Global_Overtake_Warning_Status = Warning_ON;
 8002ec4:	4b0a      	ldr	r3, [pc, #40]	; (8002ef0 <TASK_Rasp_Send+0xa0>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	701a      	strb	r2, [r3, #0]

				/* Start the timer to eliminate the warning after a period of time */
				xTimerStart(Handle_Timer_RecieveESP,500);
 8002eca:	4b08      	ldr	r3, [pc, #32]	; (8002eec <TASK_Rasp_Send+0x9c>)
 8002ecc:	681c      	ldr	r4, [r3, #0]
 8002ece:	f007 fe07 	bl	800aae0 <xTaskGetTickCount>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	2300      	movs	r3, #0
 8002edc:	2101      	movs	r1, #1
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f008 ff1e 	bl	800bd20 <xTimerGenericCommand>
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_uint32NotificationValue, portMAX_DELAY);
 8002ee4:	e7b8      	b.n	8002e58 <TASK_Rasp_Send+0x8>
 8002ee6:	bf00      	nop
 8002ee8:	20000814 	.word	0x20000814
 8002eec:	200008a4 	.word	0x200008a4
 8002ef0:	20000325 	.word	0x20000325

08002ef4 <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	6039      	str	r1, [r7, #0]
 8002efe:	71fb      	strb	r3, [r7, #7]
	 * increments by 1 for future storing, it doesnt coincide with the tail
	 * the % UART_BUFFER_SIZE checking if the index of the next storing procedure
	 * is bigger than the buffer size(ex this iteration stores in 512 byte and the next one
	 * will be in the 513 so i should reset the (i) to zero to repeat again)*/

  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f06:	3301      	adds	r3, #1
 8002f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f0c:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d009      	beq.n	8002f2e <store_char+0x3a>
  {
	  /*Storing the charachter in the recent head pointed location*/
    buffer->buffer[buffer->head] = c;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	79f9      	ldrb	r1, [r7, #7]
 8002f24:	54d1      	strb	r1, [r2, r3]

    /*After storing the character, incrementing the head for the next storing */
    buffer->head = i;
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 8002f2e:	bf00      	nop
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
	...

08002f3c <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8002f42:	4b13      	ldr	r3, [pc, #76]	; (8002f90 <Uart_read+0x54>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002f4a:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <Uart_read+0x54>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d102      	bne.n	8002f5c <Uart_read+0x20>
  {
    return -1;
 8002f56:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5a:	e013      	b.n	8002f84 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8002f5c:	4b0c      	ldr	r3, [pc, #48]	; (8002f90 <Uart_read+0x54>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <Uart_read+0x54>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f68:	5cd3      	ldrb	r3, [r2, r3]
 8002f6a:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8002f6c:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <Uart_read+0x54>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f74:	1c5a      	adds	r2, r3, #1
 8002f76:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <Uart_read+0x54>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f7e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    return c;
 8002f82:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	20000534 	.word	0x20000534

08002f94 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <IsDataAvailable+0x30>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <IsDataAvailable+0x30>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	20000534 	.word	0x20000534

08002fc8 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <Uart_peek+0x38>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002fd4:	4b0a      	ldr	r3, [pc, #40]	; (8003000 <Uart_peek+0x38>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d102      	bne.n	8002fe6 <Uart_peek+0x1e>
  {
    return -1;
 8002fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe4:	e006      	b.n	8002ff4 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8002fe6:	4b06      	ldr	r3, [pc, #24]	; (8003000 <Uart_peek+0x38>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	4b05      	ldr	r3, [pc, #20]	; (8003000 <Uart_peek+0x38>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002ff2:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	20000534 	.word	0x20000534

08003004 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
	int so_far =0;
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7fd f99c 	bl	8000350 <strlen>
 8003018:	4603      	mov	r3, r0
 800301a:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 800301c:	2300      	movs	r3, #0
 800301e:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8003020:	e01e      	b.n	8003060 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8003022:	4b36      	ldr	r3, [pc, #216]	; (80030fc <Copy_upto+0xf8>)
 8003024:	6819      	ldr	r1, [r3, #0]
 8003026:	4b35      	ldr	r3, [pc, #212]	; (80030fc <Copy_upto+0xf8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	6838      	ldr	r0, [r7, #0]
 8003032:	4403      	add	r3, r0
 8003034:	5c8a      	ldrb	r2, [r1, r2]
 8003036:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8003038:	4b30      	ldr	r3, [pc, #192]	; (80030fc <Copy_upto+0xf8>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	4b2e      	ldr	r3, [pc, #184]	; (80030fc <Copy_upto+0xf8>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800304a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	3301      	adds	r3, #1
 8003052:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8003054:	bf00      	nop
 8003056:	f7ff ff9d 	bl	8002f94 <IsDataAvailable>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0fa      	beq.n	8003056 <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 8003060:	f7ff ffb2 	bl	8002fc8 <Uart_peek>
 8003064:	4601      	mov	r1, r0
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	4413      	add	r3, r2
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	4299      	cmp	r1, r3
 8003070:	d1d7      	bne.n	8003022 <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8003072:	e027      	b.n	80030c4 <Copy_upto+0xc0>
	{
		so_far++;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3301      	adds	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 800307a:	f7ff ff5f 	bl	8002f3c <Uart_read>
 800307e:	4601      	mov	r1, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	613a      	str	r2, [r7, #16]
 8003086:	461a      	mov	r2, r3
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	4413      	add	r3, r2
 800308c:	b2ca      	uxtb	r2, r1
 800308e:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	429a      	cmp	r2, r3
 8003096:	d101      	bne.n	800309c <Copy_upto+0x98>
 8003098:	2301      	movs	r3, #1
 800309a:	e02a      	b.n	80030f2 <Copy_upto+0xee>
		timeout = TIMEOUT_DEF;
 800309c:	4b18      	ldr	r3, [pc, #96]	; (8003100 <Copy_upto+0xfc>)
 800309e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80030a2:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 80030a4:	bf00      	nop
 80030a6:	f7ff ff75 	bl	8002f94 <IsDataAvailable>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d103      	bne.n	80030b8 <Copy_upto+0xb4>
 80030b0:	4b13      	ldr	r3, [pc, #76]	; (8003100 <Copy_upto+0xfc>)
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1f6      	bne.n	80030a6 <Copy_upto+0xa2>
		if (timeout == 0) return 0;
 80030b8:	4b11      	ldr	r3, [pc, #68]	; (8003100 <Copy_upto+0xfc>)
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d101      	bne.n	80030c4 <Copy_upto+0xc0>
 80030c0:	2300      	movs	r3, #0
 80030c2:	e016      	b.n	80030f2 <Copy_upto+0xee>
	while (Uart_peek() == string [so_far])
 80030c4:	f7ff ff80 	bl	8002fc8 <Uart_peek>
 80030c8:	4601      	mov	r1, r0
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	4413      	add	r3, r2
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	4299      	cmp	r1, r3
 80030d4:	d0ce      	beq.n	8003074 <Copy_upto+0x70>
	}

	if (so_far != len)
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d002      	beq.n	80030e4 <Copy_upto+0xe0>
	{
		so_far = 0;
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
		goto again;
 80030e2:	e79d      	b.n	8003020 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d101      	bne.n	80030f0 <Copy_upto+0xec>
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <Copy_upto+0xee>
	else return 0;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000534 	.word	0x20000534
 8003100:	20000328 	.word	0x20000328

08003104 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
	int so_far =0;
 800310c:	2300      	movs	r3, #0
 800310e:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7fd f91d 	bl	8000350 <strlen>
 8003116:	4603      	mov	r3, r0
 8003118:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 800311a:	4b3c      	ldr	r3, [pc, #240]	; (800320c <Wait_for+0x108>)
 800311c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003120:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 8003122:	bf00      	nop
 8003124:	f7ff ff36 	bl	8002f94 <IsDataAvailable>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d103      	bne.n	8003136 <Wait_for+0x32>
 800312e:	4b37      	ldr	r3, [pc, #220]	; (800320c <Wait_for+0x108>)
 8003130:	881b      	ldrh	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1f6      	bne.n	8003124 <Wait_for+0x20>
	if (timeout == 0) return 0;
 8003136:	4b35      	ldr	r3, [pc, #212]	; (800320c <Wait_for+0x108>)
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d119      	bne.n	8003172 <Wait_for+0x6e>
 800313e:	2300      	movs	r3, #0
 8003140:	e060      	b.n	8003204 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8003142:	4b33      	ldr	r3, [pc, #204]	; (8003210 <Wait_for+0x10c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800314a:	4b31      	ldr	r3, [pc, #196]	; (8003210 <Wait_for+0x10c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003152:	429a      	cmp	r2, r3
 8003154:	d00b      	beq.n	800316e <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8003156:	4b2e      	ldr	r3, [pc, #184]	; (8003210 <Wait_for+0x10c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	4b2b      	ldr	r3, [pc, #172]	; (8003210 <Wait_for+0x10c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003168:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800316c:	e001      	b.n	8003172 <Wait_for+0x6e>
		}

		else
		{
			return 0;
 800316e:	2300      	movs	r3, #0
 8003170:	e048      	b.n	8003204 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8003172:	f7ff ff29 	bl	8002fc8 <Uart_peek>
 8003176:	4601      	mov	r1, r0
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	4299      	cmp	r1, r3
 8003182:	d1de      	bne.n	8003142 <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8003184:	e027      	b.n	80031d6 <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3301      	adds	r3, #1
 800318a:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 800318c:	4b20      	ldr	r3, [pc, #128]	; (8003210 <Wait_for+0x10c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	4b1e      	ldr	r3, [pc, #120]	; (8003210 <Wait_for+0x10c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800319e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		if (so_far == len) return 1;
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d101      	bne.n	80031ae <Wait_for+0xaa>
 80031aa:	2301      	movs	r3, #1
 80031ac:	e02a      	b.n	8003204 <Wait_for+0x100>
		timeout = TIMEOUT_DEF;
 80031ae:	4b17      	ldr	r3, [pc, #92]	; (800320c <Wait_for+0x108>)
 80031b0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80031b4:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 80031b6:	bf00      	nop
 80031b8:	f7ff feec 	bl	8002f94 <IsDataAvailable>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d103      	bne.n	80031ca <Wait_for+0xc6>
 80031c2:	4b12      	ldr	r3, [pc, #72]	; (800320c <Wait_for+0x108>)
 80031c4:	881b      	ldrh	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1f6      	bne.n	80031b8 <Wait_for+0xb4>
		if (timeout == 0) return 0;
 80031ca:	4b10      	ldr	r3, [pc, #64]	; (800320c <Wait_for+0x108>)
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <Wait_for+0xd2>
 80031d2:	2300      	movs	r3, #0
 80031d4:	e016      	b.n	8003204 <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 80031d6:	f7ff fef7 	bl	8002fc8 <Uart_peek>
 80031da:	4601      	mov	r1, r0
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	4413      	add	r3, r2
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	4299      	cmp	r1, r3
 80031e6:	d0ce      	beq.n	8003186 <Wait_for+0x82>
	}

	if (so_far != len)
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d002      	beq.n	80031f6 <Wait_for+0xf2>
	{
		so_far = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	60fb      	str	r3, [r7, #12]
		goto again;
 80031f4:	e791      	b.n	800311a <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d101      	bne.n	8003202 <Wait_for+0xfe>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <Wait_for+0x100>
	else return 0;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20000328 	.word	0x20000328
 8003210:	20000534 	.word	0x20000534

08003214 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	f003 0320 	and.w	r3, r3, #32
 8003232:	2b00      	cmp	r3, #0
 8003234:	d013      	beq.n	800325e <Uart_isr+0x4a>
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	f003 0320 	and.w	r3, r3, #32
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00e      	beq.n	800325e <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800324e:	4b1e      	ldr	r3, [pc, #120]	; (80032c8 <Uart_isr+0xb4>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	7bfb      	ldrb	r3, [r7, #15]
 8003254:	4611      	mov	r1, r2
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fe4c 	bl	8002ef4 <store_char>
        return;
 800325c:	e031      	b.n	80032c2 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003264:	2b00      	cmp	r3, #0
 8003266:	d02c      	beq.n	80032c2 <Uart_isr+0xae>
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326e:	2b00      	cmp	r3, #0
 8003270:	d027      	beq.n	80032c2 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8003272:	4b16      	ldr	r3, [pc, #88]	; (80032cc <Uart_isr+0xb8>)
 8003274:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003278:	4b14      	ldr	r3, [pc, #80]	; (80032cc <Uart_isr+0xb8>)
 800327a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800327e:	429a      	cmp	r2, r3
 8003280:	d108      	bne.n	8003294 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003290:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8003292:	e015      	b.n	80032c0 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8003294:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <Uart_isr+0xb8>)
 8003296:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800329a:	4a0c      	ldr	r2, [pc, #48]	; (80032cc <Uart_isr+0xb8>)
 800329c:	5cd3      	ldrb	r3, [r2, r3]
 800329e:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80032a0:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <Uart_isr+0xb8>)
 80032a2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80032a6:	3301      	adds	r3, #1
 80032a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ac:	4a07      	ldr	r2, [pc, #28]	; (80032cc <Uart_isr+0xb8>)
 80032ae:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	7bba      	ldrb	r2, [r7, #14]
 80032be:	605a      	str	r2, [r3, #4]
    	return;
 80032c0:	bf00      	nop
    }
}
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000534 	.word	0x20000534
 80032cc:	2000032c 	.word	0x2000032c

080032d0 <Ultasonic_voidInit>:
extern TIM_HandleTypeDef htim10;

const char Global_Inverse_Sound_Speed_In_MicroSecond_Centimeter = 58;

void Ultasonic_voidInit(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
	/* Making sure that the TRIG pin is LOW*/
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80032d4:	2200      	movs	r2, #0
 80032d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032da:	4804      	ldr	r0, [pc, #16]	; (80032ec <Ultasonic_voidInit+0x1c>)
 80032dc:	f001 fe86 	bl	8004fec <HAL_GPIO_WritePin>

	/* Making Sure that the Ultrasionic base timer is stopped */
	HAL_TIM_Base_Stop(Ultasonic_BASE_TIMER);
 80032e0:	4803      	ldr	r0, [pc, #12]	; (80032f0 <Ultasonic_voidInit+0x20>)
 80032e2:	f003 fe45 	bl	8006f70 <HAL_TIM_Base_Stop>

}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40020400 	.word	0x40020400
 80032f0:	200006b8 	.word	0x200006b8

080032f4 <Ultrasonic_uint8Get_Distance_In_Cm>:

uint8_t Ultrasonic_uint8Get_Distance_In_Cm(uint16_t *Copy_Puint16Distance_Infront)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]

	uint8_t  Local_uint8ErrorCode = Calculation_Failed;
 80032fc:	2300      	movs	r3, #0
 80032fe:	74fb      	strb	r3, [r7, #19]
	uint16_t Local_uint16Counts_Before = 0,Local_uint16Counts_After = 0;
 8003300:	2300      	movs	r3, #0
 8003302:	823b      	strh	r3, [r7, #16]
 8003304:	2300      	movs	r3, #0
 8003306:	81fb      	strh	r3, [r7, #14]
	uint16_t Local_uint16Echo_ELapsed_Time_In_Micros = 0;
 8003308:	2300      	movs	r3, #0
 800330a:	81bb      	strh	r3, [r7, #12]
	uint32_t Local_uint32Timeout = 0;
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]

	/* First is to Start the timer */
	HAL_TIM_Base_Start(Ultasonic_BASE_TIMER);
 8003310:	4835      	ldr	r0, [pc, #212]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 8003312:	f003 fdc5 	bl	8006ea0 <HAL_TIM_Base_Start>

	/* For Synchronization, reseting the Counter by setting it to zero */
	__HAL_TIM_SET_COUNTER(Ultasonic_BASE_TIMER,0);
 8003316:	4b34      	ldr	r3, [pc, #208]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2200      	movs	r2, #0
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

	/* Starting the TRIGGER to send the sound wave */
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 800331e:	2201      	movs	r2, #1
 8003320:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003324:	4831      	ldr	r0, [pc, #196]	; (80033ec <Ultrasonic_uint8Get_Distance_In_Cm+0xf8>)
 8003326:	f001 fe61 	bl	8004fec <HAL_GPIO_WritePin>

	/* Waiting for 10Micro Seconds specified in the datasheet */
	while(__HAL_TIM_GET_COUNTER(Ultasonic_BASE_TIMER) < TRIG_PULSE_TIME_IN_MICROS);
 800332a:	bf00      	nop
 800332c:	4b2e      	ldr	r3, [pc, #184]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	2b09      	cmp	r3, #9
 8003334:	d9fa      	bls.n	800332c <Ultrasonic_uint8Get_Distance_In_Cm+0x38>

	/* Setting the TRIG PIN as LOW */
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8003336:	2200      	movs	r2, #0
 8003338:	f44f 7180 	mov.w	r1, #256	; 0x100
 800333c:	482b      	ldr	r0, [pc, #172]	; (80033ec <Ultrasonic_uint8Get_Distance_In_Cm+0xf8>)
 800333e:	f001 fe55 	bl	8004fec <HAL_GPIO_WritePin>

	/* Waiting till the ECHO PIN is HIGH or a timeout occurred at 10 milliseconds*/
	while(!(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN)) && (Local_uint32Timeout < TIMEOUT_INSTRUCTIONS_TO_10_Millis)) Local_uint32Timeout++;
 8003342:	e002      	b.n	800334a <Ultrasonic_uint8Get_Distance_In_Cm+0x56>
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	3301      	adds	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	2104      	movs	r1, #4
 800334c:	4828      	ldr	r0, [pc, #160]	; (80033f0 <Ultrasonic_uint8Get_Distance_In_Cm+0xfc>)
 800334e:	f001 fe35 	bl	8004fbc <HAL_GPIO_ReadPin>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d103      	bne.n	8003360 <Ultrasonic_uint8Get_Distance_In_Cm+0x6c>
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	4a26      	ldr	r2, [pc, #152]	; (80033f4 <Ultrasonic_uint8Get_Distance_In_Cm+0x100>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d9f1      	bls.n	8003344 <Ultrasonic_uint8Get_Distance_In_Cm+0x50>

	/* Getting the start value which the ECHO is triggered*/
	Local_uint16Counts_Before = __HAL_TIM_GET_COUNTER(Ultasonic_BASE_TIMER);
 8003360:	4b21      	ldr	r3, [pc, #132]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003366:	823b      	strh	r3, [r7, #16]

	if(Local_uint32Timeout == TIMEOUT_INSTRUCTIONS_TO_10_Millis)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	4a23      	ldr	r2, [pc, #140]	; (80033f8 <Ultrasonic_uint8Get_Distance_In_Cm+0x104>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d106      	bne.n	800337e <Ultrasonic_uint8Get_Distance_In_Cm+0x8a>
	{
		/* Stopping the timer after completing the operation */
		HAL_TIM_Base_Stop(Ultasonic_BASE_TIMER);
 8003370:	481d      	ldr	r0, [pc, #116]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 8003372:	f003 fdfd 	bl	8006f70 <HAL_TIM_Base_Stop>

		/* Alert the user that something is wrong*/
		Local_uint8ErrorCode = Calculation_Failed;
 8003376:	2300      	movs	r3, #0
 8003378:	74fb      	strb	r3, [r7, #19]

		return Local_uint8ErrorCode;
 800337a:	7cfb      	ldrb	r3, [r7, #19]
 800337c:	e030      	b.n	80033e0 <Ultrasonic_uint8Get_Distance_In_Cm+0xec>
	}
	else
	{
		/* Resetting the timeout variable */
		Local_uint32Timeout = 0 ;
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]

		/* Waiting till the ECHO is LOW to calculate the distance */
		while((HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN)) && (Local_uint32Timeout < TIMEOUT_INSTRUCTIONS_TO_25_Millis)) Local_uint32Timeout++;
 8003382:	e002      	b.n	800338a <Ultrasonic_uint8Get_Distance_In_Cm+0x96>
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	3301      	adds	r3, #1
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	2104      	movs	r1, #4
 800338c:	4818      	ldr	r0, [pc, #96]	; (80033f0 <Ultrasonic_uint8Get_Distance_In_Cm+0xfc>)
 800338e:	f001 fe15 	bl	8004fbc <HAL_GPIO_ReadPin>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <Ultrasonic_uint8Get_Distance_In_Cm+0xac>
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	4a18      	ldr	r2, [pc, #96]	; (80033fc <Ultrasonic_uint8Get_Distance_In_Cm+0x108>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d9f1      	bls.n	8003384 <Ultrasonic_uint8Get_Distance_In_Cm+0x90>

		/* Getting the end value after the ECHO is back to reset */
		Local_uint16Counts_After = __HAL_TIM_GET_COUNTER(Ultasonic_BASE_TIMER);
 80033a0:	4b11      	ldr	r3, [pc, #68]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a6:	81fb      	strh	r3, [r7, #14]

		if(Local_uint32Timeout == TIMEOUT_INSTRUCTIONS_TO_25_Millis)
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	4a15      	ldr	r2, [pc, #84]	; (8003400 <Ultrasonic_uint8Get_Distance_In_Cm+0x10c>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d106      	bne.n	80033be <Ultrasonic_uint8Get_Distance_In_Cm+0xca>
		{
			/* Stopping the timer after completing the operation */
			HAL_TIM_Base_Stop(Ultasonic_BASE_TIMER);
 80033b0:	480d      	ldr	r0, [pc, #52]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 80033b2:	f003 fddd 	bl	8006f70 <HAL_TIM_Base_Stop>

			/* Alert the user that something is wrong*/
			Local_uint8ErrorCode = TIMEOUT_ECHO_OCCURED;
 80033b6:	2302      	movs	r3, #2
 80033b8:	74fb      	strb	r3, [r7, #19]

			return Local_uint8ErrorCode;
 80033ba:	7cfb      	ldrb	r3, [r7, #19]
 80033bc:	e010      	b.n	80033e0 <Ultrasonic_uint8Get_Distance_In_Cm+0xec>

		}
		else
		{
			/* Calculating the time which the ECHO pin is high for */
			Local_uint16Echo_ELapsed_Time_In_Micros = Local_uint16Counts_After - Local_uint16Counts_Before;
 80033be:	89fa      	ldrh	r2, [r7, #14]
 80033c0:	8a3b      	ldrh	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	81bb      	strh	r3, [r7, #12]

			/* Calculating the Distance in centimeters & Change the user distance variable with the calculated one*/
			*Copy_Puint16Distance_Infront =(Local_uint16Echo_ELapsed_Time_In_Micros / Global_Inverse_Sound_Speed_In_MicroSecond_Centimeter );
 80033c6:	89bb      	ldrh	r3, [r7, #12]
 80033c8:	223a      	movs	r2, #58	; 0x3a
 80033ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	801a      	strh	r2, [r3, #0]

			/* Stopping the timer after completing the operation */
			HAL_TIM_Base_Stop(Ultasonic_BASE_TIMER);
 80033d4:	4804      	ldr	r0, [pc, #16]	; (80033e8 <Ultrasonic_uint8Get_Distance_In_Cm+0xf4>)
 80033d6:	f003 fdcb 	bl	8006f70 <HAL_TIM_Base_Stop>

			/* Updating the Error code to alert the user with the calculation success*/
			Local_uint8ErrorCode = Calculation_Success;
 80033da:	2301      	movs	r3, #1
 80033dc:	74fb      	strb	r3, [r7, #19]

			return Local_uint8ErrorCode;
 80033de:	7cfb      	ldrb	r3, [r7, #19]
		}

	}

}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	200006b8 	.word	0x200006b8
 80033ec:	40020400 	.word	0x40020400
 80033f0:	40020c00 	.word	0x40020c00
 80033f4:	000270ff 	.word	0x000270ff
 80033f8:	00027100 	.word	0x00027100
 80033fc:	00061a7f 	.word	0x00061a7f
 8003400:	00061a80 	.word	0x00061a80
 8003404:	00000000 	.word	0x00000000

08003408 <Calculate_Car_Speed>:
#include "calculateSpeed.h"

extern uint32_t edges_counter;

float Calculate_Car_Speed()
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
	float Local_uint16Speed;
	Local_uint16Speed = (edges_counter * 360 /50) * 2 * 3.14 * 0.03;
 800340e:	4b1c      	ldr	r3, [pc, #112]	; (8003480 <Calculate_Car_Speed+0x78>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	4a1a      	ldr	r2, [pc, #104]	; (8003484 <Calculate_Car_Speed+0x7c>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	091b      	lsrs	r3, r3, #4
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd f8dd 	bl	80005e4 <__aeabi_ui2d>
 800342a:	a311      	add	r3, pc, #68	; (adr r3, 8003470 <Calculate_Car_Speed+0x68>)
 800342c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003430:	f7fd f952 	bl	80006d8 <__aeabi_dmul>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	a30e      	add	r3, pc, #56	; (adr r3, 8003478 <Calculate_Car_Speed+0x70>)
 800343e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003442:	f7fd f949 	bl	80006d8 <__aeabi_dmul>
 8003446:	4602      	mov	r2, r0
 8003448:	460b      	mov	r3, r1
 800344a:	4610      	mov	r0, r2
 800344c:	4619      	mov	r1, r3
 800344e:	f7fd fc3b 	bl	8000cc8 <__aeabi_d2f>
 8003452:	4603      	mov	r3, r0
 8003454:	607b      	str	r3, [r7, #4]
	edges_counter=0;
 8003456:	4b0a      	ldr	r3, [pc, #40]	; (8003480 <Calculate_Car_Speed+0x78>)
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
	return Local_uint16Speed;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	ee07 3a90 	vmov	s15, r3
}
 8003462:	eeb0 0a67 	vmov.f32	s0, s15
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	f3af 8000 	nop.w
 8003470:	51eb851f 	.word	0x51eb851f
 8003474:	40091eb8 	.word	0x40091eb8
 8003478:	eb851eb8 	.word	0xeb851eb8
 800347c:	3f9eb851 	.word	0x3f9eb851
 8003480:	20000214 	.word	0x20000214
 8003484:	51eb851f 	.word	0x51eb851f

08003488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b08c      	sub	sp, #48	; 0x30
 800348c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800348e:	f001 fa27 	bl	80048e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003492:	f000 f9bb 	bl	800380c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003496:	f000 fc93 	bl	8003dc0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800349a:	f000 fa17 	bl	80038cc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800349e:	f000 fc11 	bl	8003cc4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80034a2:	f000 fc39 	bl	8003d18 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80034a6:	f000 fa6d 	bl	8003984 <MX_TIM2_Init>
  MX_I2C2_Init();
 80034aa:	f000 fa3d 	bl	8003928 <MX_I2C2_Init>
  MX_TIM3_Init();
 80034ae:	f000 fac7 	bl	8003a40 <MX_TIM3_Init>
  MX_TIM6_Init();
 80034b2:	f000 fb3f 	bl	8003b34 <MX_TIM6_Init>
  MX_TIM12_Init();
 80034b6:	f000 fb97 	bl	8003be8 <MX_TIM12_Init>
  MX_USART6_UART_Init();
 80034ba:	f000 fc57 	bl	8003d6c <MX_USART6_UART_Init>
  MX_UART4_Init();
 80034be:	f000 fbd7 	bl	8003c70 <MX_UART4_Init>
  MX_TIM10_Init();
 80034c2:	f000 fb6d 	bl	8003ba0 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

	/********************************Hardware_Initializing*********************************************/
	LCD_voidInit();
 80034c6:	f7fe fb2f 	bl	8001b28 <LCD_voidInit>
    Ultasonic_voidInit();
 80034ca:	f7ff ff01 	bl	80032d0 <Ultasonic_voidInit>
   // GPS_voidInit();
	LightSensor_voidInit();
 80034ce:	f7fe fc56 	bl	8001d7e <LightSensor_voidInit>

	/********************************Interrupts_Starting***********************************************/
	HAL_UART_Receive_IT(&huart4,&ESP_Recieved_Char ,2);              //ESP
 80034d2:	2202      	movs	r2, #2
 80034d4:	499a      	ldr	r1, [pc, #616]	; (8003740 <main+0x2b8>)
 80034d6:	489b      	ldr	r0, [pc, #620]	; (8003744 <main+0x2bc>)
 80034d8:	f005 f875 	bl	80085c6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart6,&Rasp_Recieved_Char,1);				 //Raspberry
 80034dc:	2201      	movs	r2, #1
 80034de:	499a      	ldr	r1, [pc, #616]	; (8003748 <main+0x2c0>)
 80034e0:	489a      	ldr	r0, [pc, #616]	; (800374c <main+0x2c4>)
 80034e2:	f005 f870 	bl	80085c6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3,&received_char , 1);                 //Bluetooth
 80034e6:	2201      	movs	r2, #1
 80034e8:	4999      	ldr	r1, [pc, #612]	; (8003750 <main+0x2c8>)
 80034ea:	489a      	ldr	r0, [pc, #616]	; (8003754 <main+0x2cc>)
 80034ec:	f005 f86b 	bl	80085c6 <HAL_UART_Receive_IT>
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);                      //Speed
 80034f0:	4b99      	ldr	r3, [pc, #612]	; (8003758 <main+0x2d0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	4b98      	ldr	r3, [pc, #608]	; (8003758 <main+0x2d0>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	60da      	str	r2, [r3, #12]
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);                      //Speed
 8003500:	2100      	movs	r1, #0
 8003502:	4895      	ldr	r0, [pc, #596]	; (8003758 <main+0x2d0>)
 8003504:	f003 ffa4 	bl	8007450 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);                      //Speed
 8003508:	2104      	movs	r1, #4
 800350a:	4893      	ldr	r0, [pc, #588]	; (8003758 <main+0x2d0>)
 800350c:	f003 ffa0 	bl	8007450 <HAL_TIM_IC_Start_IT>
	//
	//	SEGGER_SYSVIEW_Start();
	//>>>>>>> Stashed change

	/************************************SW_Timers_Creation********************************************/
	Handle_Timer_RecieveESP = xTimerCreate("Timer_RecieveEsp", pdMS_TO_TICKS(6000), pdFALSE, &ID_TImer_RecieveESP, CallBack_TimerLCDBuzzer);
 8003510:	4b92      	ldr	r3, [pc, #584]	; (800375c <main+0x2d4>)
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	4b92      	ldr	r3, [pc, #584]	; (8003760 <main+0x2d8>)
 8003516:	2200      	movs	r2, #0
 8003518:	f241 7170 	movw	r1, #6000	; 0x1770
 800351c:	4891      	ldr	r0, [pc, #580]	; (8003764 <main+0x2dc>)
 800351e:	f008 fba5 	bl	800bc6c <xTimerCreate>
 8003522:	4603      	mov	r3, r0
 8003524:	4a90      	ldr	r2, [pc, #576]	; (8003768 <main+0x2e0>)
 8003526:	6013      	str	r3, [r2, #0]
	Handle_Timer_Breaking_Status = xTimerCreate("Breaking_Status_Elimination", pdMS_TO_TICKS(1000), pdFALSE, &ID_TImer_Breaking_Status, CallBack_TimerBreakingStatus);
 8003528:	4b90      	ldr	r3, [pc, #576]	; (800376c <main+0x2e4>)
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	4b90      	ldr	r3, [pc, #576]	; (8003770 <main+0x2e8>)
 800352e:	2200      	movs	r2, #0
 8003530:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003534:	488f      	ldr	r0, [pc, #572]	; (8003774 <main+0x2ec>)
 8003536:	f008 fb99 	bl	800bc6c <xTimerCreate>
 800353a:	4603      	mov	r3, r0
 800353c:	4a8e      	ldr	r2, [pc, #568]	; (8003778 <main+0x2f0>)
 800353e:	6013      	str	r3, [r2, #0]

	/************************************TASKS_Creation************************************************/
	Status_GPS = xTaskCreate(TASK_GPS, "GPS", 150, NULL, Priority_TASK_GPS, &Handle_GPS);
 8003540:	4b8e      	ldr	r3, [pc, #568]	; (800377c <main+0x2f4>)
 8003542:	9301      	str	r3, [sp, #4]
 8003544:	2302      	movs	r3, #2
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	2300      	movs	r3, #0
 800354a:	2296      	movs	r2, #150	; 0x96
 800354c:	498c      	ldr	r1, [pc, #560]	; (8003780 <main+0x2f8>)
 800354e:	488d      	ldr	r0, [pc, #564]	; (8003784 <main+0x2fc>)
 8003550:	f006 fe24 	bl	800a19c <xTaskCreate>
 8003554:	4603      	mov	r3, r0
 8003556:	4a8c      	ldr	r2, [pc, #560]	; (8003788 <main+0x300>)
 8003558:	6013      	str	r3, [r2, #0]

	configASSERT(Status_GPS == pdPASS);
 800355a:	4b8b      	ldr	r3, [pc, #556]	; (8003788 <main+0x300>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d00a      	beq.n	8003578 <main+0xf0>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8003562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003566:	f383 8811 	msr	BASEPRI, r3
 800356a:	f3bf 8f6f 	isb	sy
 800356e:	f3bf 8f4f 	dsb	sy
 8003572:	627b      	str	r3, [r7, #36]	; 0x24
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8003574:	bf00      	nop
 8003576:	e7fe      	b.n	8003576 <main+0xee>

	Status_CarControl = xTaskCreate(TASK_CarControl, "CarControl", 200, NULL, Priority_TASK_CarControl, &Handle_CarControl);
 8003578:	4b84      	ldr	r3, [pc, #528]	; (800378c <main+0x304>)
 800357a:	9301      	str	r3, [sp, #4]
 800357c:	2303      	movs	r3, #3
 800357e:	9300      	str	r3, [sp, #0]
 8003580:	2300      	movs	r3, #0
 8003582:	22c8      	movs	r2, #200	; 0xc8
 8003584:	4982      	ldr	r1, [pc, #520]	; (8003790 <main+0x308>)
 8003586:	4883      	ldr	r0, [pc, #524]	; (8003794 <main+0x30c>)
 8003588:	f006 fe08 	bl	800a19c <xTaskCreate>
 800358c:	4603      	mov	r3, r0
 800358e:	4a82      	ldr	r2, [pc, #520]	; (8003798 <main+0x310>)
 8003590:	6013      	str	r3, [r2, #0]

	configASSERT(Status_CarControl == pdPASS);
 8003592:	4b81      	ldr	r3, [pc, #516]	; (8003798 <main+0x310>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2b01      	cmp	r3, #1
 8003598:	d00a      	beq.n	80035b0 <main+0x128>
        __asm volatile
 800359a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800359e:	f383 8811 	msr	BASEPRI, r3
 80035a2:	f3bf 8f6f 	isb	sy
 80035a6:	f3bf 8f4f 	dsb	sy
 80035aa:	623b      	str	r3, [r7, #32]
    }
 80035ac:	bf00      	nop
 80035ae:	e7fe      	b.n	80035ae <main+0x126>

	Status_ESP_Periodic = xTaskCreate(TASK_ESPSend_PeriodicData, "ESP_Periodic", 200, NULL, Priority_TASK_ESP_Periodic, &Handle_ESP_Periodic);
 80035b0:	4b7a      	ldr	r3, [pc, #488]	; (800379c <main+0x314>)
 80035b2:	9301      	str	r3, [sp, #4]
 80035b4:	2302      	movs	r3, #2
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	2300      	movs	r3, #0
 80035ba:	22c8      	movs	r2, #200	; 0xc8
 80035bc:	4978      	ldr	r1, [pc, #480]	; (80037a0 <main+0x318>)
 80035be:	4879      	ldr	r0, [pc, #484]	; (80037a4 <main+0x31c>)
 80035c0:	f006 fdec 	bl	800a19c <xTaskCreate>
 80035c4:	4603      	mov	r3, r0
 80035c6:	4a78      	ldr	r2, [pc, #480]	; (80037a8 <main+0x320>)
 80035c8:	6013      	str	r3, [r2, #0]

	configASSERT(Status_ESP_Periodic == pdPASS);
 80035ca:	4b77      	ldr	r3, [pc, #476]	; (80037a8 <main+0x320>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d00a      	beq.n	80035e8 <main+0x160>
        __asm volatile
 80035d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d6:	f383 8811 	msr	BASEPRI, r3
 80035da:	f3bf 8f6f 	isb	sy
 80035de:	f3bf 8f4f 	dsb	sy
 80035e2:	61fb      	str	r3, [r7, #28]
    }
 80035e4:	bf00      	nop
 80035e6:	e7fe      	b.n	80035e6 <main+0x15e>

	Status_ESP_Status = xTaskCreate(TASK_ESP_SendStatus, "ESP_Status", 200, NULL, Priority_TASK_ESP_Status, &Handle_ESP_Status);
 80035e8:	4b70      	ldr	r3, [pc, #448]	; (80037ac <main+0x324>)
 80035ea:	9301      	str	r3, [sp, #4]
 80035ec:	2303      	movs	r3, #3
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2300      	movs	r3, #0
 80035f2:	22c8      	movs	r2, #200	; 0xc8
 80035f4:	496e      	ldr	r1, [pc, #440]	; (80037b0 <main+0x328>)
 80035f6:	486f      	ldr	r0, [pc, #444]	; (80037b4 <main+0x32c>)
 80035f8:	f006 fdd0 	bl	800a19c <xTaskCreate>
 80035fc:	4603      	mov	r3, r0
 80035fe:	4a6e      	ldr	r2, [pc, #440]	; (80037b8 <main+0x330>)
 8003600:	6013      	str	r3, [r2, #0]

	configASSERT(Status_ESP_Status == pdPASS);
 8003602:	4b6d      	ldr	r3, [pc, #436]	; (80037b8 <main+0x330>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d00a      	beq.n	8003620 <main+0x198>
        __asm volatile
 800360a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360e:	f383 8811 	msr	BASEPRI, r3
 8003612:	f3bf 8f6f 	isb	sy
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	61bb      	str	r3, [r7, #24]
    }
 800361c:	bf00      	nop
 800361e:	e7fe      	b.n	800361e <main+0x196>

	Status_ESP_Receive = xTaskCreate(TASK_ESP_Receive, "ESP_Receive", 200, NULL, Priority_TASK_ESP_Receive, &Handle_ESP_Receive);
 8003620:	4b66      	ldr	r3, [pc, #408]	; (80037bc <main+0x334>)
 8003622:	9301      	str	r3, [sp, #4]
 8003624:	2303      	movs	r3, #3
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	2300      	movs	r3, #0
 800362a:	22c8      	movs	r2, #200	; 0xc8
 800362c:	4964      	ldr	r1, [pc, #400]	; (80037c0 <main+0x338>)
 800362e:	4865      	ldr	r0, [pc, #404]	; (80037c4 <main+0x33c>)
 8003630:	f006 fdb4 	bl	800a19c <xTaskCreate>
 8003634:	4603      	mov	r3, r0
 8003636:	4a64      	ldr	r2, [pc, #400]	; (80037c8 <main+0x340>)
 8003638:	6013      	str	r3, [r2, #0]

	configASSERT(Status_ESP_Receive == pdPASS);
 800363a:	4b63      	ldr	r3, [pc, #396]	; (80037c8 <main+0x340>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d00a      	beq.n	8003658 <main+0x1d0>
        __asm volatile
 8003642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	617b      	str	r3, [r7, #20]
    }
 8003654:	bf00      	nop
 8003656:	e7fe      	b.n	8003656 <main+0x1ce>

	Status_LightSensor = xTaskCreate(TASK_LightSensor, "LightSensor", 200, NULL, Priority_TASK_LightSensor, &Handle_LightSensor);
 8003658:	4b5c      	ldr	r3, [pc, #368]	; (80037cc <main+0x344>)
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	2302      	movs	r3, #2
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	2300      	movs	r3, #0
 8003662:	22c8      	movs	r2, #200	; 0xc8
 8003664:	495a      	ldr	r1, [pc, #360]	; (80037d0 <main+0x348>)
 8003666:	485b      	ldr	r0, [pc, #364]	; (80037d4 <main+0x34c>)
 8003668:	f006 fd98 	bl	800a19c <xTaskCreate>
 800366c:	4603      	mov	r3, r0
 800366e:	4a5a      	ldr	r2, [pc, #360]	; (80037d8 <main+0x350>)
 8003670:	6013      	str	r3, [r2, #0]

	configASSERT(Status_LightSensor == pdPASS);
 8003672:	4b59      	ldr	r3, [pc, #356]	; (80037d8 <main+0x350>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d00a      	beq.n	8003690 <main+0x208>
        __asm volatile
 800367a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367e:	f383 8811 	msr	BASEPRI, r3
 8003682:	f3bf 8f6f 	isb	sy
 8003686:	f3bf 8f4f 	dsb	sy
 800368a:	613b      	str	r3, [r7, #16]
    }
 800368c:	bf00      	nop
 800368e:	e7fe      	b.n	800368e <main+0x206>

	Status_Distance_AboveThreshold = xTaskCreate(TASK_Distance_AboveThreshold, "D_Above_T", 150, NULL ,Priority_TASK_Distance_AboveThreshold, &Handle_Distance_AboveThreshold);
 8003690:	4b52      	ldr	r3, [pc, #328]	; (80037dc <main+0x354>)
 8003692:	9301      	str	r3, [sp, #4]
 8003694:	2302      	movs	r3, #2
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	2300      	movs	r3, #0
 800369a:	2296      	movs	r2, #150	; 0x96
 800369c:	4950      	ldr	r1, [pc, #320]	; (80037e0 <main+0x358>)
 800369e:	4851      	ldr	r0, [pc, #324]	; (80037e4 <main+0x35c>)
 80036a0:	f006 fd7c 	bl	800a19c <xTaskCreate>
 80036a4:	4603      	mov	r3, r0
 80036a6:	4a50      	ldr	r2, [pc, #320]	; (80037e8 <main+0x360>)
 80036a8:	6013      	str	r3, [r2, #0]

	configASSERT(Status_Distance_AboveThreshold == pdPASS);
 80036aa:	4b4f      	ldr	r3, [pc, #316]	; (80037e8 <main+0x360>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d00a      	beq.n	80036c8 <main+0x240>
        __asm volatile
 80036b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b6:	f383 8811 	msr	BASEPRI, r3
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	f3bf 8f4f 	dsb	sy
 80036c2:	60fb      	str	r3, [r7, #12]
    }
 80036c4:	bf00      	nop
 80036c6:	e7fe      	b.n	80036c6 <main+0x23e>

	Status_Rasp_Receive = xTaskCreate(TASK_Rasp_Receive, "Rasp_Recieve", 200, NULL ,Priority_TASK_Rasp_Recieve, &Handle_Rasp_ReceiveData);
 80036c8:	4b48      	ldr	r3, [pc, #288]	; (80037ec <main+0x364>)
 80036ca:	9301      	str	r3, [sp, #4]
 80036cc:	2303      	movs	r3, #3
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	2300      	movs	r3, #0
 80036d2:	22c8      	movs	r2, #200	; 0xc8
 80036d4:	4946      	ldr	r1, [pc, #280]	; (80037f0 <main+0x368>)
 80036d6:	4847      	ldr	r0, [pc, #284]	; (80037f4 <main+0x36c>)
 80036d8:	f006 fd60 	bl	800a19c <xTaskCreate>
 80036dc:	4603      	mov	r3, r0
 80036de:	4a46      	ldr	r2, [pc, #280]	; (80037f8 <main+0x370>)
 80036e0:	6013      	str	r3, [r2, #0]

	configASSERT(Status_Rasp_Receive == pdPASS);
 80036e2:	4b45      	ldr	r3, [pc, #276]	; (80037f8 <main+0x370>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d00a      	beq.n	8003700 <main+0x278>
        __asm volatile
 80036ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ee:	f383 8811 	msr	BASEPRI, r3
 80036f2:	f3bf 8f6f 	isb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
 80036fa:	60bb      	str	r3, [r7, #8]
    }
 80036fc:	bf00      	nop
 80036fe:	e7fe      	b.n	80036fe <main+0x276>

	Status_Rasp_Send = xTaskCreate(TASK_Rasp_Send, "Rasp_Send", 150, NULL ,Priority_TASK_Rasp_Send, &Handle_Rasp_SendData);
 8003700:	4b3e      	ldr	r3, [pc, #248]	; (80037fc <main+0x374>)
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	2303      	movs	r3, #3
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	2300      	movs	r3, #0
 800370a:	2296      	movs	r2, #150	; 0x96
 800370c:	493c      	ldr	r1, [pc, #240]	; (8003800 <main+0x378>)
 800370e:	483d      	ldr	r0, [pc, #244]	; (8003804 <main+0x37c>)
 8003710:	f006 fd44 	bl	800a19c <xTaskCreate>
 8003714:	4603      	mov	r3, r0
 8003716:	4a3c      	ldr	r2, [pc, #240]	; (8003808 <main+0x380>)
 8003718:	6013      	str	r3, [r2, #0]

	configASSERT(Status_Rasp_Send == pdPASS);
 800371a:	4b3b      	ldr	r3, [pc, #236]	; (8003808 <main+0x380>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d00a      	beq.n	8003738 <main+0x2b0>
        __asm volatile
 8003722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003726:	f383 8811 	msr	BASEPRI, r3
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	607b      	str	r3, [r7, #4]
    }
 8003734:	bf00      	nop
 8003736:	e7fe      	b.n	8003736 <main+0x2ae>

	/**********************************Schedular_Starting********************************************/
	vTaskStartScheduler();
 8003738:	f007 f862 	bl	800a800 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800373c:	e7fe      	b.n	800373c <main+0x2b4>
 800373e:	bf00      	nop
 8003740:	20000859 	.word	0x20000859
 8003744:	20000748 	.word	0x20000748
 8003748:	2000085a 	.word	0x2000085a
 800374c:	20000814 	.word	0x20000814
 8003750:	20000858 	.word	0x20000858
 8003754:	200007d0 	.word	0x200007d0
 8003758:	200005e0 	.word	0x200005e0
 800375c:	080013d9 	.word	0x080013d9
 8003760:	20000004 	.word	0x20000004
 8003764:	0801231c 	.word	0x0801231c
 8003768:	200008a4 	.word	0x200008a4
 800376c:	08001405 	.word	0x08001405
 8003770:	20000005 	.word	0x20000005
 8003774:	08012330 	.word	0x08012330
 8003778:	200008a8 	.word	0x200008a8
 800377c:	20000860 	.word	0x20000860
 8003780:	0801234c 	.word	0x0801234c
 8003784:	08002835 	.word	0x08002835
 8003788:	20000884 	.word	0x20000884
 800378c:	2000085c 	.word	0x2000085c
 8003790:	08012350 	.word	0x08012350
 8003794:	0800288d 	.word	0x0800288d
 8003798:	20000880 	.word	0x20000880
 800379c:	20000864 	.word	0x20000864
 80037a0:	0801235c 	.word	0x0801235c
 80037a4:	08002a71 	.word	0x08002a71
 80037a8:	20000888 	.word	0x20000888
 80037ac:	20000868 	.word	0x20000868
 80037b0:	0801236c 	.word	0x0801236c
 80037b4:	08002ae9 	.word	0x08002ae9
 80037b8:	2000088c 	.word	0x2000088c
 80037bc:	2000086c 	.word	0x2000086c
 80037c0:	08012378 	.word	0x08012378
 80037c4:	08002b65 	.word	0x08002b65
 80037c8:	20000890 	.word	0x20000890
 80037cc:	20000870 	.word	0x20000870
 80037d0:	08012384 	.word	0x08012384
 80037d4:	08002a29 	.word	0x08002a29
 80037d8:	20000894 	.word	0x20000894
 80037dc:	20000874 	.word	0x20000874
 80037e0:	08012390 	.word	0x08012390
 80037e4:	08002c85 	.word	0x08002c85
 80037e8:	20000898 	.word	0x20000898
 80037ec:	20000878 	.word	0x20000878
 80037f0:	0801239c 	.word	0x0801239c
 80037f4:	08002d31 	.word	0x08002d31
 80037f8:	2000089c 	.word	0x2000089c
 80037fc:	2000087c 	.word	0x2000087c
 8003800:	080123ac 	.word	0x080123ac
 8003804:	08002e51 	.word	0x08002e51
 8003808:	200008a0 	.word	0x200008a0

0800380c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b094      	sub	sp, #80	; 0x50
 8003810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003812:	f107 031c 	add.w	r3, r7, #28
 8003816:	2234      	movs	r2, #52	; 0x34
 8003818:	2100      	movs	r1, #0
 800381a:	4618      	mov	r0, r3
 800381c:	f00b fc6d 	bl	800f0fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003820:	f107 0308 	add.w	r3, r7, #8
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003830:	2300      	movs	r3, #0
 8003832:	607b      	str	r3, [r7, #4]
 8003834:	4b23      	ldr	r3, [pc, #140]	; (80038c4 <SystemClock_Config+0xb8>)
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	4a22      	ldr	r2, [pc, #136]	; (80038c4 <SystemClock_Config+0xb8>)
 800383a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800383e:	6413      	str	r3, [r2, #64]	; 0x40
 8003840:	4b20      	ldr	r3, [pc, #128]	; (80038c4 <SystemClock_Config+0xb8>)
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003848:	607b      	str	r3, [r7, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800384c:	2300      	movs	r3, #0
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <SystemClock_Config+0xbc>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003858:	4a1b      	ldr	r2, [pc, #108]	; (80038c8 <SystemClock_Config+0xbc>)
 800385a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800385e:	6013      	str	r3, [r2, #0]
 8003860:	4b19      	ldr	r3, [pc, #100]	; (80038c8 <SystemClock_Config+0xbc>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003868:	603b      	str	r3, [r7, #0]
 800386a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800386c:	2302      	movs	r3, #2
 800386e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003870:	2301      	movs	r3, #1
 8003872:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003874:	2310      	movs	r3, #16
 8003876:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003878:	2300      	movs	r3, #0
 800387a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800387c:	f107 031c 	add.w	r3, r7, #28
 8003880:	4618      	mov	r0, r3
 8003882:	f003 f81f 	bl	80068c4 <HAL_RCC_OscConfig>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800388c:	f000 fb40 	bl	8003f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003890:	230f      	movs	r3, #15
 8003892:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003894:	2300      	movs	r3, #0
 8003896:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003898:	2300      	movs	r3, #0
 800389a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80038a0:	2300      	movs	r3, #0
 80038a2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80038a4:	f107 0308 	add.w	r3, r7, #8
 80038a8:	2100      	movs	r1, #0
 80038aa:	4618      	mov	r0, r3
 80038ac:	f002 fd14 	bl	80062d8 <HAL_RCC_ClockConfig>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <SystemClock_Config+0xae>
  {
    Error_Handler();
 80038b6:	f000 fb2b 	bl	8003f10 <Error_Handler>
  }
}
 80038ba:	bf00      	nop
 80038bc:	3750      	adds	r7, #80	; 0x50
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800
 80038c8:	40007000 	.word	0x40007000

080038cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038d0:	4b13      	ldr	r3, [pc, #76]	; (8003920 <MX_I2C1_Init+0x54>)
 80038d2:	4a14      	ldr	r2, [pc, #80]	; (8003924 <MX_I2C1_Init+0x58>)
 80038d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000;
 80038d6:	4b12      	ldr	r3, [pc, #72]	; (8003920 <MX_I2C1_Init+0x54>)
 80038d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038dc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80038de:	4b10      	ldr	r3, [pc, #64]	; (8003920 <MX_I2C1_Init+0x54>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80038e4:	4b0e      	ldr	r3, [pc, #56]	; (8003920 <MX_I2C1_Init+0x54>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <MX_I2C1_Init+0x54>)
 80038ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038f2:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <MX_I2C1_Init+0x54>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80038f8:	4b09      	ldr	r3, [pc, #36]	; (8003920 <MX_I2C1_Init+0x54>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038fe:	4b08      	ldr	r3, [pc, #32]	; (8003920 <MX_I2C1_Init+0x54>)
 8003900:	2200      	movs	r2, #0
 8003902:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003904:	4b06      	ldr	r3, [pc, #24]	; (8003920 <MX_I2C1_Init+0x54>)
 8003906:	2200      	movs	r2, #0
 8003908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800390a:	4805      	ldr	r0, [pc, #20]	; (8003920 <MX_I2C1_Init+0x54>)
 800390c:	f001 fb88 	bl	8005020 <HAL_I2C_Init>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8003916:	f000 fafb 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800391a:	bf00      	nop
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000538 	.word	0x20000538
 8003924:	40005400 	.word	0x40005400

08003928 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800392c:	4b13      	ldr	r3, [pc, #76]	; (800397c <MX_I2C2_Init+0x54>)
 800392e:	4a14      	ldr	r2, [pc, #80]	; (8003980 <MX_I2C2_Init+0x58>)
 8003930:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 1000;
 8003932:	4b12      	ldr	r3, [pc, #72]	; (800397c <MX_I2C2_Init+0x54>)
 8003934:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003938:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800393a:	4b10      	ldr	r3, [pc, #64]	; (800397c <MX_I2C2_Init+0x54>)
 800393c:	2200      	movs	r2, #0
 800393e:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 120;
 8003940:	4b0e      	ldr	r3, [pc, #56]	; (800397c <MX_I2C2_Init+0x54>)
 8003942:	2278      	movs	r2, #120	; 0x78
 8003944:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003946:	4b0d      	ldr	r3, [pc, #52]	; (800397c <MX_I2C2_Init+0x54>)
 8003948:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800394c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800394e:	4b0b      	ldr	r3, [pc, #44]	; (800397c <MX_I2C2_Init+0x54>)
 8003950:	2200      	movs	r2, #0
 8003952:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003954:	4b09      	ldr	r3, [pc, #36]	; (800397c <MX_I2C2_Init+0x54>)
 8003956:	2200      	movs	r2, #0
 8003958:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800395a:	4b08      	ldr	r3, [pc, #32]	; (800397c <MX_I2C2_Init+0x54>)
 800395c:	2200      	movs	r2, #0
 800395e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003960:	4b06      	ldr	r3, [pc, #24]	; (800397c <MX_I2C2_Init+0x54>)
 8003962:	2200      	movs	r2, #0
 8003964:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003966:	4805      	ldr	r0, [pc, #20]	; (800397c <MX_I2C2_Init+0x54>)
 8003968:	f001 fb5a 	bl	8005020 <HAL_I2C_Init>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 8003972:	f000 facd 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	2000058c 	.word	0x2000058c
 8003980:	40005800 	.word	0x40005800

08003984 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800398a:	f107 0310 	add.w	r3, r7, #16
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003994:	463b      	mov	r3, r7
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	605a      	str	r2, [r3, #4]
 800399c:	609a      	str	r2, [r3, #8]
 800399e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039a0:	4b26      	ldr	r3, [pc, #152]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80039a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 80039a8:	4b24      	ldr	r3, [pc, #144]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039aa:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80039ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039b0:	4b22      	ldr	r3, [pc, #136]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80039b6:	4b21      	ldr	r3, [pc, #132]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80039bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039be:	4b1f      	ldr	r3, [pc, #124]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80039c4:	4b1d      	ldr	r3, [pc, #116]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80039ca:	481c      	ldr	r0, [pc, #112]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039cc:	f003 fcf0 	bl	80073b0 <HAL_TIM_IC_Init>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80039d6:	f000 fa9b 	bl	8003f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039da:	2300      	movs	r3, #0
 80039dc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80039e2:	f107 0310 	add.w	r3, r7, #16
 80039e6:	4619      	mov	r1, r3
 80039e8:	4814      	ldr	r0, [pc, #80]	; (8003a3c <MX_TIM2_Init+0xb8>)
 80039ea:	f004 fc7d 	bl	80082e8 <HAL_TIMEx_MasterConfigSynchronization>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80039f4:	f000 fa8c 	bl	8003f10 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80039f8:	2300      	movs	r3, #0
 80039fa:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80039fc:	2301      	movs	r3, #1
 80039fe:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003a00:	2300      	movs	r3, #0
 8003a02:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003a04:	2300      	movs	r3, #0
 8003a06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003a08:	463b      	mov	r3, r7
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	480b      	ldr	r0, [pc, #44]	; (8003a3c <MX_TIM2_Init+0xb8>)
 8003a10:	f003 ff4e 	bl	80078b0 <HAL_TIM_IC_ConfigChannel>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003a1a:	f000 fa79 	bl	8003f10 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003a1e:	463b      	mov	r3, r7
 8003a20:	2204      	movs	r2, #4
 8003a22:	4619      	mov	r1, r3
 8003a24:	4805      	ldr	r0, [pc, #20]	; (8003a3c <MX_TIM2_Init+0xb8>)
 8003a26:	f003 ff43 	bl	80078b0 <HAL_TIM_IC_ConfigChannel>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8003a30:	f000 fa6e 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003a34:	bf00      	nop
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	200005e0 	.word	0x200005e0

08003a40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b08a      	sub	sp, #40	; 0x28
 8003a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a46:	f107 0320 	add.w	r3, r7, #32
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a50:	1d3b      	adds	r3, r7, #4
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	605a      	str	r2, [r3, #4]
 8003a58:	609a      	str	r2, [r3, #8]
 8003a5a:	60da      	str	r2, [r3, #12]
 8003a5c:	611a      	str	r2, [r3, #16]
 8003a5e:	615a      	str	r2, [r3, #20]
 8003a60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a62:	4b32      	ldr	r3, [pc, #200]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a64:	4a32      	ldr	r2, [pc, #200]	; (8003b30 <MX_TIM3_Init+0xf0>)
 8003a66:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 8003a68:	4b30      	ldr	r3, [pc, #192]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a6a:	229f      	movs	r2, #159	; 0x9f
 8003a6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a6e:	4b2f      	ldr	r3, [pc, #188]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8003a74:	4b2d      	ldr	r3, [pc, #180]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a76:	2263      	movs	r2, #99	; 0x63
 8003a78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a7a:	4b2c      	ldr	r3, [pc, #176]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a80:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003a86:	4829      	ldr	r0, [pc, #164]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003a88:	f003 fb0a 	bl	80070a0 <HAL_TIM_PWM_Init>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8003a92:	f000 fa3d 	bl	8003f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a96:	2300      	movs	r3, #0
 8003a98:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a9e:	f107 0320 	add.w	r3, r7, #32
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4821      	ldr	r0, [pc, #132]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003aa6:	f004 fc1f 	bl	80082e8 <HAL_TIMEx_MasterConfigSynchronization>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8003ab0:	f000 fa2e 	bl	8003f10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ab4:	2360      	movs	r3, #96	; 0x60
 8003ab6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ac4:	1d3b      	adds	r3, r7, #4
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4818      	ldr	r0, [pc, #96]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003acc:	f003 ff8c 	bl	80079e8 <HAL_TIM_PWM_ConfigChannel>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003ad6:	f000 fa1b 	bl	8003f10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	2204      	movs	r2, #4
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4812      	ldr	r0, [pc, #72]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003ae2:	f003 ff81 	bl	80079e8 <HAL_TIM_PWM_ConfigChannel>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003aec:	f000 fa10 	bl	8003f10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003af0:	1d3b      	adds	r3, r7, #4
 8003af2:	2208      	movs	r2, #8
 8003af4:	4619      	mov	r1, r3
 8003af6:	480d      	ldr	r0, [pc, #52]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003af8:	f003 ff76 	bl	80079e8 <HAL_TIM_PWM_ConfigChannel>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8003b02:	f000 fa05 	bl	8003f10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003b06:	1d3b      	adds	r3, r7, #4
 8003b08:	220c      	movs	r2, #12
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4807      	ldr	r0, [pc, #28]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003b0e:	f003 ff6b 	bl	80079e8 <HAL_TIM_PWM_ConfigChannel>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8003b18:	f000 f9fa 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003b1c:	4803      	ldr	r0, [pc, #12]	; (8003b2c <MX_TIM3_Init+0xec>)
 8003b1e:	f000 fb81 	bl	8004224 <HAL_TIM_MspPostInit>

}
 8003b22:	bf00      	nop
 8003b24:	3728      	adds	r7, #40	; 0x28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000628 	.word	0x20000628
 8003b30:	40000400 	.word	0x40000400

08003b34 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b3a:	463b      	mov	r3, r7
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b42:	4b15      	ldr	r3, [pc, #84]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b44:	4a15      	ldr	r2, [pc, #84]	; (8003b9c <MX_TIM6_Init+0x68>)
 8003b46:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003b48:	4b13      	ldr	r3, [pc, #76]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b4e:	4b12      	ldr	r3, [pc, #72]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003b54:	4b10      	ldr	r3, [pc, #64]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b5a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b5c:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b62:	480d      	ldr	r0, [pc, #52]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b64:	f003 f94c 	bl	8006e00 <HAL_TIM_Base_Init>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003b6e:	f000 f9cf 	bl	8003f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b72:	2300      	movs	r3, #0
 8003b74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b7a:	463b      	mov	r3, r7
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4806      	ldr	r0, [pc, #24]	; (8003b98 <MX_TIM6_Init+0x64>)
 8003b80:	f004 fbb2 	bl	80082e8 <HAL_TIMEx_MasterConfigSynchronization>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003b8a:	f000 f9c1 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20000670 	.word	0x20000670
 8003b9c:	40001000 	.word	0x40001000

08003ba0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003ba4:	4b0e      	ldr	r3, [pc, #56]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003ba6:	4a0f      	ldr	r2, [pc, #60]	; (8003be4 <MX_TIM10_Init+0x44>)
 8003ba8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16-1;
 8003baa:	4b0d      	ldr	r3, [pc, #52]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003bac:	220f      	movs	r2, #15
 8003bae:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003bb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003bbc:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bbe:	4b08      	ldr	r3, [pc, #32]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bc4:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003bca:	4805      	ldr	r0, [pc, #20]	; (8003be0 <MX_TIM10_Init+0x40>)
 8003bcc:	f003 f918 	bl	8006e00 <HAL_TIM_Base_Init>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8003bd6:	f000 f99b 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003bda:	bf00      	nop
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	200006b8 	.word	0x200006b8
 8003be4:	40014400 	.word	0x40014400

08003be8 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bee:	1d3b      	adds	r3, r7, #4
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	609a      	str	r2, [r3, #8]
 8003bf8:	60da      	str	r2, [r3, #12]
 8003bfa:	611a      	str	r2, [r3, #16]
 8003bfc:	615a      	str	r2, [r3, #20]
 8003bfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003c00:	4b19      	ldr	r3, [pc, #100]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c02:	4a1a      	ldr	r2, [pc, #104]	; (8003c6c <MX_TIM12_Init+0x84>)
 8003c04:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 80-1;
 8003c06:	4b18      	ldr	r3, [pc, #96]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c08:	224f      	movs	r2, #79	; 0x4f
 8003c0a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c0c:	4b16      	ldr	r3, [pc, #88]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 100-1;
 8003c12:	4b15      	ldr	r3, [pc, #84]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c14:	2263      	movs	r2, #99	; 0x63
 8003c16:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c18:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c1e:	4b12      	ldr	r3, [pc, #72]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003c24:	4810      	ldr	r0, [pc, #64]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c26:	f003 fa3b 	bl	80070a0 <HAL_TIM_PWM_Init>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d001      	beq.n	8003c34 <MX_TIM12_Init+0x4c>
  {
    Error_Handler();
 8003c30:	f000 f96e 	bl	8003f10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c34:	2360      	movs	r3, #96	; 0x60
 8003c36:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c44:	1d3b      	adds	r3, r7, #4
 8003c46:	2200      	movs	r2, #0
 8003c48:	4619      	mov	r1, r3
 8003c4a:	4807      	ldr	r0, [pc, #28]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c4c:	f003 fecc 	bl	80079e8 <HAL_TIM_PWM_ConfigChannel>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8003c56:	f000 f95b 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003c5a:	4803      	ldr	r0, [pc, #12]	; (8003c68 <MX_TIM12_Init+0x80>)
 8003c5c:	f000 fae2 	bl	8004224 <HAL_TIM_MspPostInit>

}
 8003c60:	bf00      	nop
 8003c62:	3720      	adds	r7, #32
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	20000700 	.word	0x20000700
 8003c6c:	40001800 	.word	0x40001800

08003c70 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003c74:	4b11      	ldr	r3, [pc, #68]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c76:	4a12      	ldr	r2, [pc, #72]	; (8003cc0 <MX_UART4_Init+0x50>)
 8003c78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003c7a:	4b10      	ldr	r3, [pc, #64]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003c82:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003c88:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003c8e:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003c94:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c96:	220c      	movs	r2, #12
 8003c98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c9a:	4b08      	ldr	r3, [pc, #32]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ca0:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003ca6:	4805      	ldr	r0, [pc, #20]	; (8003cbc <MX_UART4_Init+0x4c>)
 8003ca8:	f004 fbae 	bl	8008408 <HAL_UART_Init>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003cb2:	f000 f92d 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003cb6:	bf00      	nop
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	20000748 	.word	0x20000748
 8003cc0:	40004c00 	.word	0x40004c00

08003cc4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003cc8:	4b11      	ldr	r3, [pc, #68]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cca:	4a12      	ldr	r2, [pc, #72]	; (8003d14 <MX_USART1_UART_Init+0x50>)
 8003ccc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003cce:	4b10      	ldr	r3, [pc, #64]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cd0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003cd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003cd6:	4b0e      	ldr	r3, [pc, #56]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003cdc:	4b0c      	ldr	r3, [pc, #48]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ce2:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ce8:	4b09      	ldr	r3, [pc, #36]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cea:	220c      	movs	r2, #12
 8003cec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cee:	4b08      	ldr	r3, [pc, #32]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cf4:	4b06      	ldr	r3, [pc, #24]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003cfa:	4805      	ldr	r0, [pc, #20]	; (8003d10 <MX_USART1_UART_Init+0x4c>)
 8003cfc:	f004 fb84 	bl	8008408 <HAL_UART_Init>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003d06:	f000 f903 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d0a:	bf00      	nop
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	2000078c 	.word	0x2000078c
 8003d14:	40011000 	.word	0x40011000

08003d18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003d1c:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d1e:	4a12      	ldr	r2, [pc, #72]	; (8003d68 <MX_USART3_UART_Init+0x50>)
 8003d20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003d22:	4b10      	ldr	r3, [pc, #64]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003d28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003d2a:	4b0e      	ldr	r3, [pc, #56]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003d30:	4b0c      	ldr	r3, [pc, #48]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003d36:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003d3c:	4b09      	ldr	r3, [pc, #36]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d3e:	220c      	movs	r2, #12
 8003d40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d42:	4b08      	ldr	r3, [pc, #32]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d48:	4b06      	ldr	r3, [pc, #24]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003d4e:	4805      	ldr	r0, [pc, #20]	; (8003d64 <MX_USART3_UART_Init+0x4c>)
 8003d50:	f004 fb5a 	bl	8008408 <HAL_UART_Init>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003d5a:	f000 f8d9 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003d5e:	bf00      	nop
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	200007d0 	.word	0x200007d0
 8003d68:	40004800 	.word	0x40004800

08003d6c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003d70:	4b11      	ldr	r3, [pc, #68]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d72:	4a12      	ldr	r2, [pc, #72]	; (8003dbc <MX_USART6_UART_Init+0x50>)
 8003d74:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003d76:	4b10      	ldr	r3, [pc, #64]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d7c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003d7e:	4b0e      	ldr	r3, [pc, #56]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003d84:	4b0c      	ldr	r3, [pc, #48]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003d90:	4b09      	ldr	r3, [pc, #36]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d92:	220c      	movs	r2, #12
 8003d94:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d96:	4b08      	ldr	r3, [pc, #32]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d9c:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003da2:	4805      	ldr	r0, [pc, #20]	; (8003db8 <MX_USART6_UART_Init+0x4c>)
 8003da4:	f004 fb30 	bl	8008408 <HAL_UART_Init>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003dae:	f000 f8af 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003db2:	bf00      	nop
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	20000814 	.word	0x20000814
 8003dbc:	40011400 	.word	0x40011400

08003dc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08a      	sub	sp, #40	; 0x28
 8003dc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc6:	f107 0314 	add.w	r3, r7, #20
 8003dca:	2200      	movs	r2, #0
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	605a      	str	r2, [r3, #4]
 8003dd0:	609a      	str	r2, [r3, #8]
 8003dd2:	60da      	str	r2, [r3, #12]
 8003dd4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	613b      	str	r3, [r7, #16]
 8003dda:	4b40      	ldr	r3, [pc, #256]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	4a3f      	ldr	r2, [pc, #252]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003de0:	f043 0304 	orr.w	r3, r3, #4
 8003de4:	6313      	str	r3, [r2, #48]	; 0x30
 8003de6:	4b3d      	ldr	r3, [pc, #244]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dea:	f003 0304 	and.w	r3, r3, #4
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	4b39      	ldr	r3, [pc, #228]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	4a38      	ldr	r2, [pc, #224]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003dfc:	f043 0301 	orr.w	r3, r3, #1
 8003e00:	6313      	str	r3, [r2, #48]	; 0x30
 8003e02:	4b36      	ldr	r3, [pc, #216]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	4b32      	ldr	r3, [pc, #200]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	4a31      	ldr	r2, [pc, #196]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e18:	f043 0302 	orr.w	r3, r3, #2
 8003e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e1e:	4b2f      	ldr	r3, [pc, #188]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	607b      	str	r3, [r7, #4]
 8003e2e:	4b2b      	ldr	r3, [pc, #172]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	4a2a      	ldr	r2, [pc, #168]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e34:	f043 0308 	orr.w	r3, r3, #8
 8003e38:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3a:	4b28      	ldr	r3, [pc, #160]	; (8003edc <MX_GPIO_Init+0x11c>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	607b      	str	r3, [r7, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8003e46:	2200      	movs	r2, #0
 8003e48:	f242 311c 	movw	r1, #8988	; 0x231c
 8003e4c:	4824      	ldr	r0, [pc, #144]	; (8003ee0 <MX_GPIO_Init+0x120>)
 8003e4e:	f001 f8cd 	bl	8004fec <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003e52:	2200      	movs	r2, #0
 8003e54:	f44f 7148 	mov.w	r1, #800	; 0x320
 8003e58:	4822      	ldr	r0, [pc, #136]	; (8003ee4 <MX_GPIO_Init+0x124>)
 8003e5a:	f001 f8c7 	bl	8004fec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC2 PC3 PC4
                           PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8003e5e:	f242 331c 	movw	r3, #8988	; 0x231c
 8003e62:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e64:	2301      	movs	r3, #1
 8003e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e70:	f107 0314 	add.w	r3, r7, #20
 8003e74:	4619      	mov	r1, r3
 8003e76:	481a      	ldr	r0, [pc, #104]	; (8003ee0 <MX_GPIO_Init+0x120>)
 8003e78:	f000 ff0c 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e80:	2300      	movs	r3, #0
 8003e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e88:	f107 0314 	add.w	r3, r7, #20
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	4816      	ldr	r0, [pc, #88]	; (8003ee8 <MX_GPIO_Init+0x128>)
 8003e90:	f000 ff00 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003e94:	2310      	movs	r3, #16
 8003e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e98:	2312      	movs	r3, #18
 8003e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003ea4:	2304      	movs	r3, #4
 8003ea6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ea8:	f107 0314 	add.w	r3, r7, #20
 8003eac:	4619      	mov	r1, r3
 8003eae:	480d      	ldr	r0, [pc, #52]	; (8003ee4 <MX_GPIO_Init+0x124>)
 8003eb0:	f000 fef0 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 8003eb4:	f44f 7348 	mov.w	r3, #800	; 0x320
 8003eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec6:	f107 0314 	add.w	r3, r7, #20
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4805      	ldr	r0, [pc, #20]	; (8003ee4 <MX_GPIO_Init+0x124>)
 8003ece:	f000 fee1 	bl	8004c94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003ed2:	bf00      	nop
 8003ed4:	3728      	adds	r7, #40	; 0x28
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	40020800 	.word	0x40020800
 8003ee4:	40020400 	.word	0x40020400
 8003ee8:	40020c00 	.word	0x40020c00

08003eec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a04      	ldr	r2, [pc, #16]	; (8003f0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003efe:	f000 fd11 	bl	8004924 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40001400 	.word	0x40001400

08003f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f14:	b672      	cpsid	i
}
 8003f16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003f18:	e7fe      	b.n	8003f18 <Error_Handler+0x8>
	...

08003f1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f22:	2300      	movs	r3, #0
 8003f24:	607b      	str	r3, [r7, #4]
 8003f26:	4b10      	ldr	r3, [pc, #64]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2a:	4a0f      	ldr	r2, [pc, #60]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f30:	6453      	str	r3, [r2, #68]	; 0x44
 8003f32:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	603b      	str	r3, [r7, #0]
 8003f42:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f4e:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f56:	603b      	str	r3, [r7, #0]
 8003f58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	40023800 	.word	0x40023800

08003f6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b08c      	sub	sp, #48	; 0x30
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f74:	f107 031c 	add.w	r3, r7, #28
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	605a      	str	r2, [r3, #4]
 8003f7e:	609a      	str	r2, [r3, #8]
 8003f80:	60da      	str	r2, [r3, #12]
 8003f82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a42      	ldr	r2, [pc, #264]	; (8004094 <HAL_I2C_MspInit+0x128>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d12c      	bne.n	8003fe8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	61bb      	str	r3, [r7, #24]
 8003f92:	4b41      	ldr	r3, [pc, #260]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f96:	4a40      	ldr	r2, [pc, #256]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003f98:	f043 0302 	orr.w	r3, r3, #2
 8003f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9e:	4b3e      	ldr	r3, [pc, #248]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	61bb      	str	r3, [r7, #24]
 8003fa8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003faa:	23c0      	movs	r3, #192	; 0xc0
 8003fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003fae:	2312      	movs	r3, #18
 8003fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003fba:	2304      	movs	r3, #4
 8003fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fbe:	f107 031c 	add.w	r3, r7, #28
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4835      	ldr	r0, [pc, #212]	; (800409c <HAL_I2C_MspInit+0x130>)
 8003fc6:	f000 fe65 	bl	8004c94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
 8003fce:	4b32      	ldr	r3, [pc, #200]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	4a31      	ldr	r2, [pc, #196]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003fd4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fda:	4b2f      	ldr	r3, [pc, #188]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003fe6:	e050      	b.n	800408a <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a2c      	ldr	r2, [pc, #176]	; (80040a0 <HAL_I2C_MspInit+0x134>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d14b      	bne.n	800408a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	613b      	str	r3, [r7, #16]
 8003ff6:	4b28      	ldr	r3, [pc, #160]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffa:	4a27      	ldr	r2, [pc, #156]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8003ffc:	f043 0302 	orr.w	r3, r3, #2
 8004000:	6313      	str	r3, [r2, #48]	; 0x30
 8004002:	4b25      	ldr	r3, [pc, #148]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	613b      	str	r3, [r7, #16]
 800400c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800400e:	2300      	movs	r3, #0
 8004010:	60fb      	str	r3, [r7, #12]
 8004012:	4b21      	ldr	r3, [pc, #132]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004016:	4a20      	ldr	r2, [pc, #128]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004018:	f043 0304 	orr.w	r3, r3, #4
 800401c:	6313      	str	r3, [r2, #48]	; 0x30
 800401e:	4b1e      	ldr	r3, [pc, #120]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800402a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800402e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004030:	2312      	movs	r3, #18
 8004032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004034:	2300      	movs	r3, #0
 8004036:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004038:	2303      	movs	r3, #3
 800403a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800403c:	2304      	movs	r3, #4
 800403e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004040:	f107 031c 	add.w	r3, r7, #28
 8004044:	4619      	mov	r1, r3
 8004046:	4815      	ldr	r0, [pc, #84]	; (800409c <HAL_I2C_MspInit+0x130>)
 8004048:	f000 fe24 	bl	8004c94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800404c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004052:	2312      	movs	r3, #18
 8004054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800405a:	2303      	movs	r3, #3
 800405c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800405e:	2304      	movs	r3, #4
 8004060:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004062:	f107 031c 	add.w	r3, r7, #28
 8004066:	4619      	mov	r1, r3
 8004068:	480e      	ldr	r0, [pc, #56]	; (80040a4 <HAL_I2C_MspInit+0x138>)
 800406a:	f000 fe13 	bl	8004c94 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800406e:	2300      	movs	r3, #0
 8004070:	60bb      	str	r3, [r7, #8]
 8004072:	4b09      	ldr	r3, [pc, #36]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	4a08      	ldr	r2, [pc, #32]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004078:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800407c:	6413      	str	r3, [r2, #64]	; 0x40
 800407e:	4b06      	ldr	r3, [pc, #24]	; (8004098 <HAL_I2C_MspInit+0x12c>)
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	68bb      	ldr	r3, [r7, #8]
}
 800408a:	bf00      	nop
 800408c:	3730      	adds	r7, #48	; 0x30
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40005400 	.word	0x40005400
 8004098:	40023800 	.word	0x40023800
 800409c:	40020400 	.word	0x40020400
 80040a0:	40005800 	.word	0x40005800
 80040a4:	40020800 	.word	0x40020800

080040a8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08a      	sub	sp, #40	; 0x28
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b0:	f107 0314 	add.w	r3, r7, #20
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	605a      	str	r2, [r3, #4]
 80040ba:	609a      	str	r2, [r3, #8]
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040c8:	d133      	bne.n	8004132 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040ca:	2300      	movs	r3, #0
 80040cc:	613b      	str	r3, [r7, #16]
 80040ce:	4b1b      	ldr	r3, [pc, #108]	; (800413c <HAL_TIM_IC_MspInit+0x94>)
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	4a1a      	ldr	r2, [pc, #104]	; (800413c <HAL_TIM_IC_MspInit+0x94>)
 80040d4:	f043 0301 	orr.w	r3, r3, #1
 80040d8:	6413      	str	r3, [r2, #64]	; 0x40
 80040da:	4b18      	ldr	r3, [pc, #96]	; (800413c <HAL_TIM_IC_MspInit+0x94>)
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	613b      	str	r3, [r7, #16]
 80040e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]
 80040ea:	4b14      	ldr	r3, [pc, #80]	; (800413c <HAL_TIM_IC_MspInit+0x94>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ee:	4a13      	ldr	r2, [pc, #76]	; (800413c <HAL_TIM_IC_MspInit+0x94>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	6313      	str	r3, [r2, #48]	; 0x30
 80040f6:	4b11      	ldr	r3, [pc, #68]	; (800413c <HAL_TIM_IC_MspInit+0x94>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8004102:	2322      	movs	r3, #34	; 0x22
 8004104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004106:	2302      	movs	r3, #2
 8004108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800410e:	2300      	movs	r3, #0
 8004110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004112:	2301      	movs	r3, #1
 8004114:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	4619      	mov	r1, r3
 800411c:	4808      	ldr	r0, [pc, #32]	; (8004140 <HAL_TIM_IC_MspInit+0x98>)
 800411e:	f000 fdb9 	bl	8004c94 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004122:	2200      	movs	r2, #0
 8004124:	2100      	movs	r1, #0
 8004126:	201c      	movs	r0, #28
 8004128:	f000 fcf8 	bl	8004b1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800412c:	201c      	movs	r0, #28
 800412e:	f000 fd11 	bl	8004b54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004132:	bf00      	nop
 8004134:	3728      	adds	r7, #40	; 0x28
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	40020000 	.word	0x40020000

08004144 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a15      	ldr	r2, [pc, #84]	; (80041a8 <HAL_TIM_PWM_MspInit+0x64>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d10e      	bne.n	8004174 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004156:	2300      	movs	r3, #0
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	4b14      	ldr	r3, [pc, #80]	; (80041ac <HAL_TIM_PWM_MspInit+0x68>)
 800415c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415e:	4a13      	ldr	r2, [pc, #76]	; (80041ac <HAL_TIM_PWM_MspInit+0x68>)
 8004160:	f043 0302 	orr.w	r3, r3, #2
 8004164:	6413      	str	r3, [r2, #64]	; 0x40
 8004166:	4b11      	ldr	r3, [pc, #68]	; (80041ac <HAL_TIM_PWM_MspInit+0x68>)
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8004172:	e012      	b.n	800419a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM12)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a0d      	ldr	r2, [pc, #52]	; (80041b0 <HAL_TIM_PWM_MspInit+0x6c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d10d      	bne.n	800419a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	4b0a      	ldr	r3, [pc, #40]	; (80041ac <HAL_TIM_PWM_MspInit+0x68>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	4a09      	ldr	r2, [pc, #36]	; (80041ac <HAL_TIM_PWM_MspInit+0x68>)
 8004188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800418c:	6413      	str	r3, [r2, #64]	; 0x40
 800418e:	4b07      	ldr	r3, [pc, #28]	; (80041ac <HAL_TIM_PWM_MspInit+0x68>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	68bb      	ldr	r3, [r7, #8]
}
 800419a:	bf00      	nop
 800419c:	3714      	adds	r7, #20
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	40000400 	.word	0x40000400
 80041ac:	40023800 	.word	0x40023800
 80041b0:	40001800 	.word	0x40001800

080041b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a15      	ldr	r2, [pc, #84]	; (8004218 <HAL_TIM_Base_MspInit+0x64>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d10e      	bne.n	80041e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80041c6:	2300      	movs	r3, #0
 80041c8:	60fb      	str	r3, [r7, #12]
 80041ca:	4b14      	ldr	r3, [pc, #80]	; (800421c <HAL_TIM_Base_MspInit+0x68>)
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	4a13      	ldr	r2, [pc, #76]	; (800421c <HAL_TIM_Base_MspInit+0x68>)
 80041d0:	f043 0310 	orr.w	r3, r3, #16
 80041d4:	6413      	str	r3, [r2, #64]	; 0x40
 80041d6:	4b11      	ldr	r3, [pc, #68]	; (800421c <HAL_TIM_Base_MspInit+0x68>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f003 0310 	and.w	r3, r3, #16
 80041de:	60fb      	str	r3, [r7, #12]
 80041e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80041e2:	e012      	b.n	800420a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM10)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a0d      	ldr	r2, [pc, #52]	; (8004220 <HAL_TIM_Base_MspInit+0x6c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d10d      	bne.n	800420a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	4b0a      	ldr	r3, [pc, #40]	; (800421c <HAL_TIM_Base_MspInit+0x68>)
 80041f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f6:	4a09      	ldr	r2, [pc, #36]	; (800421c <HAL_TIM_Base_MspInit+0x68>)
 80041f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041fc:	6453      	str	r3, [r2, #68]	; 0x44
 80041fe:	4b07      	ldr	r3, [pc, #28]	; (800421c <HAL_TIM_Base_MspInit+0x68>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004206:	60bb      	str	r3, [r7, #8]
 8004208:	68bb      	ldr	r3, [r7, #8]
}
 800420a:	bf00      	nop
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	40001000 	.word	0x40001000
 800421c:	40023800 	.word	0x40023800
 8004220:	40014400 	.word	0x40014400

08004224 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b08a      	sub	sp, #40	; 0x28
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800422c:	f107 0314 	add.w	r3, r7, #20
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
 8004234:	605a      	str	r2, [r3, #4]
 8004236:	609a      	str	r2, [r3, #8]
 8004238:	60da      	str	r2, [r3, #12]
 800423a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a33      	ldr	r2, [pc, #204]	; (8004310 <HAL_TIM_MspPostInit+0xec>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d13c      	bne.n	80042c0 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004246:	2300      	movs	r3, #0
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	4b32      	ldr	r3, [pc, #200]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 800424c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424e:	4a31      	ldr	r2, [pc, #196]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 8004250:	f043 0301 	orr.w	r3, r3, #1
 8004254:	6313      	str	r3, [r2, #48]	; 0x30
 8004256:	4b2f      	ldr	r3, [pc, #188]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	613b      	str	r3, [r7, #16]
 8004260:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	4b2b      	ldr	r3, [pc, #172]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 8004268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426a:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 800426c:	f043 0302 	orr.w	r3, r3, #2
 8004270:	6313      	str	r3, [r2, #48]	; 0x30
 8004272:	4b28      	ldr	r3, [pc, #160]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 8004274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800427e:	23c0      	movs	r3, #192	; 0xc0
 8004280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004282:	2302      	movs	r3, #2
 8004284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004286:	2300      	movs	r3, #0
 8004288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428a:	2300      	movs	r3, #0
 800428c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800428e:	2302      	movs	r3, #2
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004292:	f107 0314 	add.w	r3, r7, #20
 8004296:	4619      	mov	r1, r3
 8004298:	481f      	ldr	r0, [pc, #124]	; (8004318 <HAL_TIM_MspPostInit+0xf4>)
 800429a:	f000 fcfb 	bl	8004c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800429e:	2303      	movs	r3, #3
 80042a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a2:	2302      	movs	r3, #2
 80042a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042aa:	2300      	movs	r3, #0
 80042ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042ae:	2302      	movs	r3, #2
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b2:	f107 0314 	add.w	r3, r7, #20
 80042b6:	4619      	mov	r1, r3
 80042b8:	4818      	ldr	r0, [pc, #96]	; (800431c <HAL_TIM_MspPostInit+0xf8>)
 80042ba:	f000 fceb 	bl	8004c94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80042be:	e023      	b.n	8004308 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM12)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a16      	ldr	r2, [pc, #88]	; (8004320 <HAL_TIM_MspPostInit+0xfc>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d11e      	bne.n	8004308 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	4b11      	ldr	r3, [pc, #68]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d2:	4a10      	ldr	r2, [pc, #64]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 80042d4:	f043 0302 	orr.w	r3, r3, #2
 80042d8:	6313      	str	r3, [r2, #48]	; 0x30
 80042da:	4b0e      	ldr	r3, [pc, #56]	; (8004314 <HAL_TIM_MspPostInit+0xf0>)
 80042dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80042e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ec:	2302      	movs	r3, #2
 80042ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042f4:	2300      	movs	r3, #0
 80042f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80042f8:	2309      	movs	r3, #9
 80042fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042fc:	f107 0314 	add.w	r3, r7, #20
 8004300:	4619      	mov	r1, r3
 8004302:	4806      	ldr	r0, [pc, #24]	; (800431c <HAL_TIM_MspPostInit+0xf8>)
 8004304:	f000 fcc6 	bl	8004c94 <HAL_GPIO_Init>
}
 8004308:	bf00      	nop
 800430a:	3728      	adds	r7, #40	; 0x28
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40000400 	.word	0x40000400
 8004314:	40023800 	.word	0x40023800
 8004318:	40020000 	.word	0x40020000
 800431c:	40020400 	.word	0x40020400
 8004320:	40001800 	.word	0x40001800

08004324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b090      	sub	sp, #64	; 0x40
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800432c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	609a      	str	r2, [r3, #8]
 8004338:	60da      	str	r2, [r3, #12]
 800433a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a84      	ldr	r2, [pc, #528]	; (8004554 <HAL_UART_MspInit+0x230>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d153      	bne.n	80043ee <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004346:	2300      	movs	r3, #0
 8004348:	62bb      	str	r3, [r7, #40]	; 0x28
 800434a:	4b83      	ldr	r3, [pc, #524]	; (8004558 <HAL_UART_MspInit+0x234>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	4a82      	ldr	r2, [pc, #520]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004350:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004354:	6413      	str	r3, [r2, #64]	; 0x40
 8004356:	4b80      	ldr	r3, [pc, #512]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800435e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004360:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	627b      	str	r3, [r7, #36]	; 0x24
 8004366:	4b7c      	ldr	r3, [pc, #496]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436a:	4a7b      	ldr	r2, [pc, #492]	; (8004558 <HAL_UART_MspInit+0x234>)
 800436c:	f043 0301 	orr.w	r3, r3, #1
 8004370:	6313      	str	r3, [r2, #48]	; 0x30
 8004372:	4b79      	ldr	r3, [pc, #484]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	627b      	str	r3, [r7, #36]	; 0x24
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800437e:	2300      	movs	r3, #0
 8004380:	623b      	str	r3, [r7, #32]
 8004382:	4b75      	ldr	r3, [pc, #468]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004386:	4a74      	ldr	r2, [pc, #464]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004388:	f043 0304 	orr.w	r3, r3, #4
 800438c:	6313      	str	r3, [r2, #48]	; 0x30
 800438e:	4b72      	ldr	r3, [pc, #456]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	623b      	str	r3, [r7, #32]
 8004398:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800439a:	2301      	movs	r3, #1
 800439c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439e:	2302      	movs	r3, #2
 80043a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043a6:	2303      	movs	r3, #3
 80043a8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80043aa:	2308      	movs	r3, #8
 80043ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80043b2:	4619      	mov	r1, r3
 80043b4:	4869      	ldr	r0, [pc, #420]	; (800455c <HAL_UART_MspInit+0x238>)
 80043b6:	f000 fc6d 	bl	8004c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80043ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c0:	2302      	movs	r3, #2
 80043c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c4:	2300      	movs	r3, #0
 80043c6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c8:	2303      	movs	r3, #3
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80043cc:	2308      	movs	r3, #8
 80043ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80043d4:	4619      	mov	r1, r3
 80043d6:	4862      	ldr	r0, [pc, #392]	; (8004560 <HAL_UART_MspInit+0x23c>)
 80043d8:	f000 fc5c 	bl	8004c94 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 80043dc:	2200      	movs	r2, #0
 80043de:	2106      	movs	r1, #6
 80043e0:	2034      	movs	r0, #52	; 0x34
 80043e2:	f000 fb9b 	bl	8004b1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80043e6:	2034      	movs	r0, #52	; 0x34
 80043e8:	f000 fbb4 	bl	8004b54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80043ec:	e0ae      	b.n	800454c <HAL_UART_MspInit+0x228>
  else if(huart->Instance==USART1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a5c      	ldr	r2, [pc, #368]	; (8004564 <HAL_UART_MspInit+0x240>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d135      	bne.n	8004464 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 80043f8:	2300      	movs	r3, #0
 80043fa:	61fb      	str	r3, [r7, #28]
 80043fc:	4b56      	ldr	r3, [pc, #344]	; (8004558 <HAL_UART_MspInit+0x234>)
 80043fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004400:	4a55      	ldr	r2, [pc, #340]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004402:	f043 0310 	orr.w	r3, r3, #16
 8004406:	6453      	str	r3, [r2, #68]	; 0x44
 8004408:	4b53      	ldr	r3, [pc, #332]	; (8004558 <HAL_UART_MspInit+0x234>)
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	f003 0310 	and.w	r3, r3, #16
 8004410:	61fb      	str	r3, [r7, #28]
 8004412:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004414:	2300      	movs	r3, #0
 8004416:	61bb      	str	r3, [r7, #24]
 8004418:	4b4f      	ldr	r3, [pc, #316]	; (8004558 <HAL_UART_MspInit+0x234>)
 800441a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441c:	4a4e      	ldr	r2, [pc, #312]	; (8004558 <HAL_UART_MspInit+0x234>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	6313      	str	r3, [r2, #48]	; 0x30
 8004424:	4b4c      	ldr	r3, [pc, #304]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	61bb      	str	r3, [r7, #24]
 800442e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004430:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004434:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004436:	2302      	movs	r3, #2
 8004438:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443a:	2300      	movs	r3, #0
 800443c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800443e:	2303      	movs	r3, #3
 8004440:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004442:	2307      	movs	r3, #7
 8004444:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004446:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800444a:	4619      	mov	r1, r3
 800444c:	4843      	ldr	r0, [pc, #268]	; (800455c <HAL_UART_MspInit+0x238>)
 800444e:	f000 fc21 	bl	8004c94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 8, 0);
 8004452:	2200      	movs	r2, #0
 8004454:	2108      	movs	r1, #8
 8004456:	2025      	movs	r0, #37	; 0x25
 8004458:	f000 fb60 	bl	8004b1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800445c:	2025      	movs	r0, #37	; 0x25
 800445e:	f000 fb79 	bl	8004b54 <HAL_NVIC_EnableIRQ>
}
 8004462:	e073      	b.n	800454c <HAL_UART_MspInit+0x228>
  else if(huart->Instance==USART3)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a3f      	ldr	r2, [pc, #252]	; (8004568 <HAL_UART_MspInit+0x244>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d135      	bne.n	80044da <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART3_CLK_ENABLE();
 800446e:	2300      	movs	r3, #0
 8004470:	617b      	str	r3, [r7, #20]
 8004472:	4b39      	ldr	r3, [pc, #228]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	4a38      	ldr	r2, [pc, #224]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800447c:	6413      	str	r3, [r2, #64]	; 0x40
 800447e:	4b36      	ldr	r3, [pc, #216]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004486:	617b      	str	r3, [r7, #20]
 8004488:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800448a:	2300      	movs	r3, #0
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	4b32      	ldr	r3, [pc, #200]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004492:	4a31      	ldr	r2, [pc, #196]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004494:	f043 0304 	orr.w	r3, r3, #4
 8004498:	6313      	str	r3, [r2, #48]	; 0x30
 800449a:	4b2f      	ldr	r3, [pc, #188]	; (8004558 <HAL_UART_MspInit+0x234>)
 800449c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 80044a6:	f44f 6384 	mov.w	r3, #1056	; 0x420
 80044aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ac:	2302      	movs	r3, #2
 80044ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b0:	2300      	movs	r3, #0
 80044b2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044b4:	2303      	movs	r3, #3
 80044b6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80044b8:	2307      	movs	r3, #7
 80044ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80044c0:	4619      	mov	r1, r3
 80044c2:	4827      	ldr	r0, [pc, #156]	; (8004560 <HAL_UART_MspInit+0x23c>)
 80044c4:	f000 fbe6 	bl	8004c94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 80044c8:	2200      	movs	r2, #0
 80044ca:	2107      	movs	r1, #7
 80044cc:	2027      	movs	r0, #39	; 0x27
 80044ce:	f000 fb25 	bl	8004b1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80044d2:	2027      	movs	r0, #39	; 0x27
 80044d4:	f000 fb3e 	bl	8004b54 <HAL_NVIC_EnableIRQ>
}
 80044d8:	e038      	b.n	800454c <HAL_UART_MspInit+0x228>
  else if(huart->Instance==USART6)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a23      	ldr	r2, [pc, #140]	; (800456c <HAL_UART_MspInit+0x248>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d133      	bne.n	800454c <HAL_UART_MspInit+0x228>
    __HAL_RCC_USART6_CLK_ENABLE();
 80044e4:	2300      	movs	r3, #0
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <HAL_UART_MspInit+0x234>)
 80044ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ec:	4a1a      	ldr	r2, [pc, #104]	; (8004558 <HAL_UART_MspInit+0x234>)
 80044ee:	f043 0320 	orr.w	r3, r3, #32
 80044f2:	6453      	str	r3, [r2, #68]	; 0x44
 80044f4:	4b18      	ldr	r3, [pc, #96]	; (8004558 <HAL_UART_MspInit+0x234>)
 80044f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f8:	f003 0320 	and.w	r3, r3, #32
 80044fc:	60fb      	str	r3, [r7, #12]
 80044fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004500:	2300      	movs	r3, #0
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	4b14      	ldr	r3, [pc, #80]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004508:	4a13      	ldr	r2, [pc, #76]	; (8004558 <HAL_UART_MspInit+0x234>)
 800450a:	f043 0304 	orr.w	r3, r3, #4
 800450e:	6313      	str	r3, [r2, #48]	; 0x30
 8004510:	4b11      	ldr	r3, [pc, #68]	; (8004558 <HAL_UART_MspInit+0x234>)
 8004512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004514:	f003 0304 	and.w	r3, r3, #4
 8004518:	60bb      	str	r3, [r7, #8]
 800451a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800451c:	23c0      	movs	r3, #192	; 0xc0
 800451e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004520:	2302      	movs	r3, #2
 8004522:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004524:	2300      	movs	r3, #0
 8004526:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004528:	2303      	movs	r3, #3
 800452a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800452c:	2308      	movs	r3, #8
 800452e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004530:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004534:	4619      	mov	r1, r3
 8004536:	480a      	ldr	r0, [pc, #40]	; (8004560 <HAL_UART_MspInit+0x23c>)
 8004538:	f000 fbac 	bl	8004c94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 7, 0);
 800453c:	2200      	movs	r2, #0
 800453e:	2107      	movs	r1, #7
 8004540:	2047      	movs	r0, #71	; 0x47
 8004542:	f000 faeb 	bl	8004b1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004546:	2047      	movs	r0, #71	; 0x47
 8004548:	f000 fb04 	bl	8004b54 <HAL_NVIC_EnableIRQ>
}
 800454c:	bf00      	nop
 800454e:	3740      	adds	r7, #64	; 0x40
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40004c00 	.word	0x40004c00
 8004558:	40023800 	.word	0x40023800
 800455c:	40020000 	.word	0x40020000
 8004560:	40020800 	.word	0x40020800
 8004564:	40011000 	.word	0x40011000
 8004568:	40004800 	.word	0x40004800
 800456c:	40011400 	.word	0x40011400

08004570 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08e      	sub	sp, #56	; 0x38
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8004580:	2300      	movs	r3, #0
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	4b33      	ldr	r3, [pc, #204]	; (8004654 <HAL_InitTick+0xe4>)
 8004586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004588:	4a32      	ldr	r2, [pc, #200]	; (8004654 <HAL_InitTick+0xe4>)
 800458a:	f043 0320 	orr.w	r3, r3, #32
 800458e:	6413      	str	r3, [r2, #64]	; 0x40
 8004590:	4b30      	ldr	r3, [pc, #192]	; (8004654 <HAL_InitTick+0xe4>)
 8004592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004594:	f003 0320 	and.w	r3, r3, #32
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800459c:	f107 0210 	add.w	r2, r7, #16
 80045a0:	f107 0314 	add.w	r3, r7, #20
 80045a4:	4611      	mov	r1, r2
 80045a6:	4618      	mov	r0, r3
 80045a8:	f001 ffb0 	bl	800650c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80045b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d103      	bne.n	80045be <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80045b6:	f001 ff81 	bl	80064bc <HAL_RCC_GetPCLK1Freq>
 80045ba:	6378      	str	r0, [r7, #52]	; 0x34
 80045bc:	e004      	b.n	80045c8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80045be:	f001 ff7d 	bl	80064bc <HAL_RCC_GetPCLK1Freq>
 80045c2:	4603      	mov	r3, r0
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80045c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ca:	4a23      	ldr	r2, [pc, #140]	; (8004658 <HAL_InitTick+0xe8>)
 80045cc:	fba2 2303 	umull	r2, r3, r2, r3
 80045d0:	0c9b      	lsrs	r3, r3, #18
 80045d2:	3b01      	subs	r3, #1
 80045d4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80045d6:	4b21      	ldr	r3, [pc, #132]	; (800465c <HAL_InitTick+0xec>)
 80045d8:	4a21      	ldr	r2, [pc, #132]	; (8004660 <HAL_InitTick+0xf0>)
 80045da:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80045dc:	4b1f      	ldr	r3, [pc, #124]	; (800465c <HAL_InitTick+0xec>)
 80045de:	f240 32e7 	movw	r2, #999	; 0x3e7
 80045e2:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80045e4:	4a1d      	ldr	r2, [pc, #116]	; (800465c <HAL_InitTick+0xec>)
 80045e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e8:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80045ea:	4b1c      	ldr	r3, [pc, #112]	; (800465c <HAL_InitTick+0xec>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045f0:	4b1a      	ldr	r3, [pc, #104]	; (800465c <HAL_InitTick+0xec>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045f6:	4b19      	ldr	r3, [pc, #100]	; (800465c <HAL_InitTick+0xec>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80045fc:	4817      	ldr	r0, [pc, #92]	; (800465c <HAL_InitTick+0xec>)
 80045fe:	f002 fbff 	bl	8006e00 <HAL_TIM_Base_Init>
 8004602:	4603      	mov	r3, r0
 8004604:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8004608:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800460c:	2b00      	cmp	r3, #0
 800460e:	d11b      	bne.n	8004648 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8004610:	4812      	ldr	r0, [pc, #72]	; (800465c <HAL_InitTick+0xec>)
 8004612:	f002 fcd5 	bl	8006fc0 <HAL_TIM_Base_Start_IT>
 8004616:	4603      	mov	r3, r0
 8004618:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800461c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004620:	2b00      	cmp	r3, #0
 8004622:	d111      	bne.n	8004648 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004624:	2037      	movs	r0, #55	; 0x37
 8004626:	f000 fa95 	bl	8004b54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b0f      	cmp	r3, #15
 800462e:	d808      	bhi.n	8004642 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8004630:	2200      	movs	r2, #0
 8004632:	6879      	ldr	r1, [r7, #4]
 8004634:	2037      	movs	r0, #55	; 0x37
 8004636:	f000 fa71 	bl	8004b1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800463a:	4a0a      	ldr	r2, [pc, #40]	; (8004664 <HAL_InitTick+0xf4>)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	e002      	b.n	8004648 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004648:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800464c:	4618      	mov	r0, r3
 800464e:	3738      	adds	r7, #56	; 0x38
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40023800 	.word	0x40023800
 8004658:	431bde83 	.word	0x431bde83
 800465c:	200008ac 	.word	0x200008ac
 8004660:	40001400 	.word	0x40001400
 8004664:	2000000c 	.word	0x2000000c

08004668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800466c:	e7fe      	b.n	800466c <NMI_Handler+0x4>

0800466e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800466e:	b480      	push	{r7}
 8004670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004672:	e7fe      	b.n	8004672 <HardFault_Handler+0x4>

08004674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004674:	b480      	push	{r7}
 8004676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004678:	e7fe      	b.n	8004678 <MemManage_Handler+0x4>

0800467a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800467a:	b480      	push	{r7}
 800467c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800467e:	e7fe      	b.n	800467e <BusFault_Handler+0x4>

08004680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004684:	e7fe      	b.n	8004684 <UsageFault_Handler+0x4>
	...

08004688 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_UPDATE) != RESET) {
 800468e:	4b1f      	ldr	r3, [pc, #124]	; (800470c <TIM2_IRQHandler+0x84>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b01      	cmp	r3, #1
 800469a:	d130      	bne.n	80046fe <TIM2_IRQHandler+0x76>
		// Timer overflow interrupt
		Global_Speed = round(Calculate_Car_Speed());
 800469c:	f7fe feb4 	bl	8003408 <Calculate_Car_Speed>
 80046a0:	ee10 3a10 	vmov	r3, s0
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fb ffbf 	bl	8000628 <__aeabi_f2d>
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	ec43 2b10 	vmov	d0, r2, r3
 80046b2:	f00c ff63 	bl	801157c <round>
 80046b6:	ec53 2b10 	vmov	r2, r3, d0
 80046ba:	4610      	mov	r0, r2
 80046bc:	4619      	mov	r1, r3
 80046be:	f7fc fae3 	bl	8000c88 <__aeabi_d2uiz>
 80046c2:	4603      	mov	r3, r0
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	4b12      	ldr	r3, [pc, #72]	; (8004710 <TIM2_IRQHandler+0x88>)
 80046c8:	801a      	strh	r2, [r3, #0]
		if(Global_GPS_Speed_Completetion==Nothing_Completed)
 80046ca:	4b12      	ldr	r3, [pc, #72]	; (8004714 <TIM2_IRQHandler+0x8c>)
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d103      	bne.n	80046da <TIM2_IRQHandler+0x52>
		{
			Global_GPS_Speed_Completetion=Half_Completed_Speed;
 80046d2:	4b10      	ldr	r3, [pc, #64]	; (8004714 <TIM2_IRQHandler+0x8c>)
 80046d4:	2201      	movs	r2, #1
 80046d6:	701a      	strb	r2, [r3, #0]
 80046d8:	e011      	b.n	80046fe <TIM2_IRQHandler+0x76>

		}
		else if(Global_GPS_Speed_Completetion==Half_Completed_GPS)
 80046da:	4b0e      	ldr	r3, [pc, #56]	; (8004714 <TIM2_IRQHandler+0x8c>)
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d10d      	bne.n	80046fe <TIM2_IRQHandler+0x76>
		{
			Global_GPS_Speed_Completetion=Nothing_Completed;
 80046e2:	4b0c      	ldr	r3, [pc, #48]	; (8004714 <TIM2_IRQHandler+0x8c>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	701a      	strb	r2, [r3, #0]

			/*Notify the ESPPeriodicTask*/
			xTaskNotifyFromISR(Handle_ESP_Periodic,0,eNoAction,NULL);
 80046e8:	4b0b      	ldr	r3, [pc, #44]	; (8004718 <TIM2_IRQHandler+0x90>)
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	2300      	movs	r3, #0
 80046ee:	9301      	str	r3, [sp, #4]
 80046f0:	2300      	movs	r3, #0
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	2300      	movs	r3, #0
 80046f6:	2200      	movs	r2, #0
 80046f8:	2100      	movs	r1, #0
 80046fa:	f007 f897 	bl	800b82c <xTaskGenericNotifyFromISR>
	}else {

	}

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046fe:	4803      	ldr	r0, [pc, #12]	; (800470c <TIM2_IRQHandler+0x84>)
 8004700:	f002 ffce 	bl	80076a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004704:	bf00      	nop
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	200005e0 	.word	0x200005e0
 8004710:	20000326 	.word	0x20000326
 8004714:	20000300 	.word	0x20000300
 8004718:	20000864 	.word	0x20000864

0800471c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 8004720:	4802      	ldr	r0, [pc, #8]	; (800472c <USART1_IRQHandler+0x10>)
 8004722:	f7fe fd77 	bl	8003214 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
 // HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	2000078c 	.word	0x2000078c

08004730 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004734:	4802      	ldr	r0, [pc, #8]	; (8004740 <USART3_IRQHandler+0x10>)
 8004736:	f003 ff77 	bl	8008628 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	200007d0 	.word	0x200007d0

08004744 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004748:	4802      	ldr	r0, [pc, #8]	; (8004754 <UART4_IRQHandler+0x10>)
 800474a:	f003 ff6d 	bl	8008628 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800474e:	bf00      	nop
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	20000748 	.word	0x20000748

08004758 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800475c:	4802      	ldr	r0, [pc, #8]	; (8004768 <TIM7_IRQHandler+0x10>)
 800475e:	f002 ff9f 	bl	80076a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004762:	bf00      	nop
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	200008ac 	.word	0x200008ac

0800476c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004770:	4802      	ldr	r0, [pc, #8]	; (800477c <USART6_IRQHandler+0x10>)
 8004772:	f003 ff59 	bl	8008628 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004776:	bf00      	nop
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	20000814 	.word	0x20000814

08004780 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  return 1;
 8004784:	2301      	movs	r3, #1
}
 8004786:	4618      	mov	r0, r3
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <_kill>:

int _kill(int pid, int sig)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800479a:	f00a fcef 	bl	800f17c <__errno>
 800479e:	4603      	mov	r3, r0
 80047a0:	2216      	movs	r2, #22
 80047a2:	601a      	str	r2, [r3, #0]
  return -1;
 80047a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3708      	adds	r7, #8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <_exit>:

void _exit (int status)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80047b8:	f04f 31ff 	mov.w	r1, #4294967295
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7ff ffe7 	bl	8004790 <_kill>
  while (1) {}    /* Make sure we hang here */
 80047c2:	e7fe      	b.n	80047c2 <_exit+0x12>

080047c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047d0:	2300      	movs	r3, #0
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	e00a      	b.n	80047ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80047d6:	f3af 8000 	nop.w
 80047da:	4601      	mov	r1, r0
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	60ba      	str	r2, [r7, #8]
 80047e2:	b2ca      	uxtb	r2, r1
 80047e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	3301      	adds	r3, #1
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	dbf0      	blt.n	80047d6 <_read+0x12>
  }

  return len;
 80047f4:	687b      	ldr	r3, [r7, #4]
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3718      	adds	r7, #24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}

080047fe <_close>:
  }
  return len;
}

int _close(int file)
{
 80047fe:	b480      	push	{r7}
 8004800:	b083      	sub	sp, #12
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800480a:	4618      	mov	r0, r3
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004826:	605a      	str	r2, [r3, #4]
  return 0;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <_isatty>:

int _isatty(int file)
{
 8004836:	b480      	push	{r7}
 8004838:	b083      	sub	sp, #12
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800483e:	2301      	movs	r3, #1
}
 8004840:	4618      	mov	r0, r3
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3714      	adds	r7, #20
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
	...

08004868 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800486c:	4b06      	ldr	r3, [pc, #24]	; (8004888 <SystemInit+0x20>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004872:	4a05      	ldr	r2, [pc, #20]	; (8004888 <SystemInit+0x20>)
 8004874:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004878:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800487c:	bf00      	nop
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	e000ed00 	.word	0xe000ed00

0800488c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800488c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004890:	480d      	ldr	r0, [pc, #52]	; (80048c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004892:	490e      	ldr	r1, [pc, #56]	; (80048cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004894:	4a0e      	ldr	r2, [pc, #56]	; (80048d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004896:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004898:	e002      	b.n	80048a0 <LoopCopyDataInit>

0800489a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800489a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800489c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800489e:	3304      	adds	r3, #4

080048a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048a4:	d3f9      	bcc.n	800489a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048a6:	4a0b      	ldr	r2, [pc, #44]	; (80048d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80048a8:	4c0b      	ldr	r4, [pc, #44]	; (80048d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80048aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048ac:	e001      	b.n	80048b2 <LoopFillZerobss>

080048ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048b0:	3204      	adds	r2, #4

080048b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048b4:	d3fb      	bcc.n	80048ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80048b6:	f7ff ffd7 	bl	8004868 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048ba:	f00a fc65 	bl	800f188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048be:	f7fe fde3 	bl	8003488 <main>
  bx  lr    
 80048c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80048c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048cc:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80048d0:	08012818 	.word	0x08012818
  ldr r2, =_sbss
 80048d4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80048d8:	2001a25c 	.word	0x2001a25c

080048dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048dc:	e7fe      	b.n	80048dc <ADC_IRQHandler>
	...

080048e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048e4:	4b0e      	ldr	r3, [pc, #56]	; (8004920 <HAL_Init+0x40>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a0d      	ldr	r2, [pc, #52]	; (8004920 <HAL_Init+0x40>)
 80048ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_Init+0x40>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a0a      	ldr	r2, [pc, #40]	; (8004920 <HAL_Init+0x40>)
 80048f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048fc:	4b08      	ldr	r3, [pc, #32]	; (8004920 <HAL_Init+0x40>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a07      	ldr	r2, [pc, #28]	; (8004920 <HAL_Init+0x40>)
 8004902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004906:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004908:	2003      	movs	r0, #3
 800490a:	f000 f8fc 	bl	8004b06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800490e:	200f      	movs	r0, #15
 8004910:	f7ff fe2e 	bl	8004570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004914:	f7ff fb02 	bl	8003f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40023c00 	.word	0x40023c00

08004924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004928:	4b06      	ldr	r3, [pc, #24]	; (8004944 <HAL_IncTick+0x20>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	461a      	mov	r2, r3
 800492e:	4b06      	ldr	r3, [pc, #24]	; (8004948 <HAL_IncTick+0x24>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4413      	add	r3, r2
 8004934:	4a04      	ldr	r2, [pc, #16]	; (8004948 <HAL_IncTick+0x24>)
 8004936:	6013      	str	r3, [r2, #0]
}
 8004938:	bf00      	nop
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	20000010 	.word	0x20000010
 8004948:	200008f4 	.word	0x200008f4

0800494c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  return uwTick;
 8004950:	4b03      	ldr	r3, [pc, #12]	; (8004960 <HAL_GetTick+0x14>)
 8004952:	681b      	ldr	r3, [r3, #0]
}
 8004954:	4618      	mov	r0, r3
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	200008f4 	.word	0x200008f4

08004964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800496c:	f7ff ffee 	bl	800494c <HAL_GetTick>
 8004970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497c:	d005      	beq.n	800498a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800497e:	4b0a      	ldr	r3, [pc, #40]	; (80049a8 <HAL_Delay+0x44>)
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4413      	add	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800498a:	bf00      	nop
 800498c:	f7ff ffde 	bl	800494c <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	429a      	cmp	r2, r3
 800499a:	d8f7      	bhi.n	800498c <HAL_Delay+0x28>
  {
  }
}
 800499c:	bf00      	nop
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	20000010 	.word	0x20000010

080049ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f003 0307 	and.w	r3, r3, #7
 80049ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049bc:	4b0c      	ldr	r3, [pc, #48]	; (80049f0 <__NVIC_SetPriorityGrouping+0x44>)
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049c8:	4013      	ands	r3, r2
 80049ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049de:	4a04      	ldr	r2, [pc, #16]	; (80049f0 <__NVIC_SetPriorityGrouping+0x44>)
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	60d3      	str	r3, [r2, #12]
}
 80049e4:	bf00      	nop
 80049e6:	3714      	adds	r7, #20
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	e000ed00 	.word	0xe000ed00

080049f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049f4:	b480      	push	{r7}
 80049f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049f8:	4b04      	ldr	r3, [pc, #16]	; (8004a0c <__NVIC_GetPriorityGrouping+0x18>)
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	0a1b      	lsrs	r3, r3, #8
 80049fe:	f003 0307 	and.w	r3, r3, #7
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	e000ed00 	.word	0xe000ed00

08004a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	4603      	mov	r3, r0
 8004a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	db0b      	blt.n	8004a3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a22:	79fb      	ldrb	r3, [r7, #7]
 8004a24:	f003 021f 	and.w	r2, r3, #31
 8004a28:	4907      	ldr	r1, [pc, #28]	; (8004a48 <__NVIC_EnableIRQ+0x38>)
 8004a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2e:	095b      	lsrs	r3, r3, #5
 8004a30:	2001      	movs	r0, #1
 8004a32:	fa00 f202 	lsl.w	r2, r0, r2
 8004a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	e000e100 	.word	0xe000e100

08004a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	4603      	mov	r3, r0
 8004a54:	6039      	str	r1, [r7, #0]
 8004a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	db0a      	blt.n	8004a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	490c      	ldr	r1, [pc, #48]	; (8004a98 <__NVIC_SetPriority+0x4c>)
 8004a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a6a:	0112      	lsls	r2, r2, #4
 8004a6c:	b2d2      	uxtb	r2, r2
 8004a6e:	440b      	add	r3, r1
 8004a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a74:	e00a      	b.n	8004a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	4908      	ldr	r1, [pc, #32]	; (8004a9c <__NVIC_SetPriority+0x50>)
 8004a7c:	79fb      	ldrb	r3, [r7, #7]
 8004a7e:	f003 030f 	and.w	r3, r3, #15
 8004a82:	3b04      	subs	r3, #4
 8004a84:	0112      	lsls	r2, r2, #4
 8004a86:	b2d2      	uxtb	r2, r2
 8004a88:	440b      	add	r3, r1
 8004a8a:	761a      	strb	r2, [r3, #24]
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	e000e100 	.word	0xe000e100
 8004a9c:	e000ed00 	.word	0xe000ed00

08004aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b089      	sub	sp, #36	; 0x24
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f003 0307 	and.w	r3, r3, #7
 8004ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	f1c3 0307 	rsb	r3, r3, #7
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	bf28      	it	cs
 8004abe:	2304      	movcs	r3, #4
 8004ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	2b06      	cmp	r3, #6
 8004ac8:	d902      	bls.n	8004ad0 <NVIC_EncodePriority+0x30>
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	3b03      	subs	r3, #3
 8004ace:	e000      	b.n	8004ad2 <NVIC_EncodePriority+0x32>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	43da      	mvns	r2, r3
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	401a      	ands	r2, r3
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	fa01 f303 	lsl.w	r3, r1, r3
 8004af2:	43d9      	mvns	r1, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004af8:	4313      	orrs	r3, r2
         );
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3724      	adds	r7, #36	; 0x24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b06:	b580      	push	{r7, lr}
 8004b08:	b082      	sub	sp, #8
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7ff ff4c 	bl	80049ac <__NVIC_SetPriorityGrouping>
}
 8004b14:	bf00      	nop
 8004b16:	3708      	adds	r7, #8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
 8004b28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b2e:	f7ff ff61 	bl	80049f4 <__NVIC_GetPriorityGrouping>
 8004b32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	68b9      	ldr	r1, [r7, #8]
 8004b38:	6978      	ldr	r0, [r7, #20]
 8004b3a:	f7ff ffb1 	bl	8004aa0 <NVIC_EncodePriority>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b44:	4611      	mov	r1, r2
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff ff80 	bl	8004a4c <__NVIC_SetPriority>
}
 8004b4c:	bf00      	nop
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff ff54 	bl	8004a10 <__NVIC_EnableIRQ>
}
 8004b68:	bf00      	nop
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004b7e:	f7ff fee5 	bl	800494c <HAL_GetTick>
 8004b82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d008      	beq.n	8004ba2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2280      	movs	r2, #128	; 0x80
 8004b94:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e052      	b.n	8004c48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0216 	bic.w	r2, r2, #22
 8004bb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	695a      	ldr	r2, [r3, #20]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d103      	bne.n	8004bd2 <HAL_DMA_Abort+0x62>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d007      	beq.n	8004be2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0208 	bic.w	r2, r2, #8
 8004be0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0201 	bic.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bf2:	e013      	b.n	8004c1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004bf4:	f7ff feaa 	bl	800494c <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b05      	cmp	r3, #5
 8004c00:	d90c      	bls.n	8004c1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2220      	movs	r2, #32
 8004c06:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2203      	movs	r2, #3
 8004c0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e015      	b.n	8004c48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e4      	bne.n	8004bf4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2e:	223f      	movs	r2, #63	; 0x3f
 8004c30:	409a      	lsls	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d004      	beq.n	8004c6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2280      	movs	r2, #128	; 0x80
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e00c      	b.n	8004c88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2205      	movs	r2, #5
 8004c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0201 	bic.w	r2, r2, #1
 8004c84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b089      	sub	sp, #36	; 0x24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004caa:	2300      	movs	r3, #0
 8004cac:	61fb      	str	r3, [r7, #28]
 8004cae:	e165      	b.n	8004f7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	f040 8154 	bne.w	8004f76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f003 0303 	and.w	r3, r3, #3
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d005      	beq.n	8004ce6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d130      	bne.n	8004d48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	fa02 f303 	lsl.w	r3, r2, r3
 8004d24:	43db      	mvns	r3, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4013      	ands	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	091b      	lsrs	r3, r3, #4
 8004d32:	f003 0201 	and.w	r2, r3, #1
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f003 0303 	and.w	r3, r3, #3
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d017      	beq.n	8004d84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	2203      	movs	r2, #3
 8004d60:	fa02 f303 	lsl.w	r3, r2, r3
 8004d64:	43db      	mvns	r3, r3
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f003 0303 	and.w	r3, r3, #3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d123      	bne.n	8004dd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	08da      	lsrs	r2, r3, #3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	3208      	adds	r2, #8
 8004d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	220f      	movs	r2, #15
 8004da8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dac:	43db      	mvns	r3, r3
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	4013      	ands	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	691a      	ldr	r2, [r3, #16]
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	f003 0307 	and.w	r3, r3, #7
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	08da      	lsrs	r2, r3, #3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	3208      	adds	r2, #8
 8004dd2:	69b9      	ldr	r1, [r7, #24]
 8004dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	2203      	movs	r2, #3
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	43db      	mvns	r3, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	4013      	ands	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f003 0203 	and.w	r2, r3, #3
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 80ae 	beq.w	8004f76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	4b5d      	ldr	r3, [pc, #372]	; (8004f94 <HAL_GPIO_Init+0x300>)
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	4a5c      	ldr	r2, [pc, #368]	; (8004f94 <HAL_GPIO_Init+0x300>)
 8004e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e28:	6453      	str	r3, [r2, #68]	; 0x44
 8004e2a:	4b5a      	ldr	r3, [pc, #360]	; (8004f94 <HAL_GPIO_Init+0x300>)
 8004e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e36:	4a58      	ldr	r2, [pc, #352]	; (8004f98 <HAL_GPIO_Init+0x304>)
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	089b      	lsrs	r3, r3, #2
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	220f      	movs	r2, #15
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43db      	mvns	r3, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4013      	ands	r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a4f      	ldr	r2, [pc, #316]	; (8004f9c <HAL_GPIO_Init+0x308>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d025      	beq.n	8004eae <HAL_GPIO_Init+0x21a>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a4e      	ldr	r2, [pc, #312]	; (8004fa0 <HAL_GPIO_Init+0x30c>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d01f      	beq.n	8004eaa <HAL_GPIO_Init+0x216>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a4d      	ldr	r2, [pc, #308]	; (8004fa4 <HAL_GPIO_Init+0x310>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d019      	beq.n	8004ea6 <HAL_GPIO_Init+0x212>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a4c      	ldr	r2, [pc, #304]	; (8004fa8 <HAL_GPIO_Init+0x314>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d013      	beq.n	8004ea2 <HAL_GPIO_Init+0x20e>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a4b      	ldr	r2, [pc, #300]	; (8004fac <HAL_GPIO_Init+0x318>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d00d      	beq.n	8004e9e <HAL_GPIO_Init+0x20a>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a4a      	ldr	r2, [pc, #296]	; (8004fb0 <HAL_GPIO_Init+0x31c>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d007      	beq.n	8004e9a <HAL_GPIO_Init+0x206>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a49      	ldr	r2, [pc, #292]	; (8004fb4 <HAL_GPIO_Init+0x320>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d101      	bne.n	8004e96 <HAL_GPIO_Init+0x202>
 8004e92:	2306      	movs	r3, #6
 8004e94:	e00c      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004e96:	2307      	movs	r3, #7
 8004e98:	e00a      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004e9a:	2305      	movs	r3, #5
 8004e9c:	e008      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004e9e:	2304      	movs	r3, #4
 8004ea0:	e006      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e004      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e002      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <HAL_GPIO_Init+0x21c>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	69fa      	ldr	r2, [r7, #28]
 8004eb2:	f002 0203 	and.w	r2, r2, #3
 8004eb6:	0092      	lsls	r2, r2, #2
 8004eb8:	4093      	lsls	r3, r2
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ec0:	4935      	ldr	r1, [pc, #212]	; (8004f98 <HAL_GPIO_Init+0x304>)
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	089b      	lsrs	r3, r3, #2
 8004ec6:	3302      	adds	r3, #2
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ece:	4b3a      	ldr	r3, [pc, #232]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	4013      	ands	r3, r2
 8004edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ef2:	4a31      	ldr	r2, [pc, #196]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ef8:	4b2f      	ldr	r3, [pc, #188]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	43db      	mvns	r3, r3
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	4013      	ands	r3, r2
 8004f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d003      	beq.n	8004f1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004f14:	69ba      	ldr	r2, [r7, #24]
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f1c:	4a26      	ldr	r2, [pc, #152]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f22:	4b25      	ldr	r3, [pc, #148]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	43db      	mvns	r3, r3
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f46:	4a1c      	ldr	r2, [pc, #112]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	43db      	mvns	r3, r3
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004f68:	69ba      	ldr	r2, [r7, #24]
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f70:	4a11      	ldr	r2, [pc, #68]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	61fb      	str	r3, [r7, #28]
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b0f      	cmp	r3, #15
 8004f80:	f67f ae96 	bls.w	8004cb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f84:	bf00      	nop
 8004f86:	bf00      	nop
 8004f88:	3724      	adds	r7, #36	; 0x24
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	40023800 	.word	0x40023800
 8004f98:	40013800 	.word	0x40013800
 8004f9c:	40020000 	.word	0x40020000
 8004fa0:	40020400 	.word	0x40020400
 8004fa4:	40020800 	.word	0x40020800
 8004fa8:	40020c00 	.word	0x40020c00
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	40021400 	.word	0x40021400
 8004fb4:	40021800 	.word	0x40021800
 8004fb8:	40013c00 	.word	0x40013c00

08004fbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691a      	ldr	r2, [r3, #16]
 8004fcc:	887b      	ldrh	r3, [r7, #2]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	73fb      	strb	r3, [r7, #15]
 8004fd8:	e001      	b.n	8004fde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	807b      	strh	r3, [r7, #2]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ffc:	787b      	ldrb	r3, [r7, #1]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005002:	887a      	ldrh	r2, [r7, #2]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005008:	e003      	b.n	8005012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800500a:	887b      	ldrh	r3, [r7, #2]
 800500c:	041a      	lsls	r2, r3, #16
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	619a      	str	r2, [r3, #24]
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
	...

08005020 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e12b      	b.n	800528a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d106      	bne.n	800504c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7fe ff90 	bl	8003f6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2224      	movs	r2, #36	; 0x24
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0201 	bic.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005072:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005082:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005084:	f001 fa1a 	bl	80064bc <HAL_RCC_GetPCLK1Freq>
 8005088:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	4a81      	ldr	r2, [pc, #516]	; (8005294 <HAL_I2C_Init+0x274>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d807      	bhi.n	80050a4 <HAL_I2C_Init+0x84>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4a80      	ldr	r2, [pc, #512]	; (8005298 <HAL_I2C_Init+0x278>)
 8005098:	4293      	cmp	r3, r2
 800509a:	bf94      	ite	ls
 800509c:	2301      	movls	r3, #1
 800509e:	2300      	movhi	r3, #0
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	e006      	b.n	80050b2 <HAL_I2C_Init+0x92>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	4a7d      	ldr	r2, [pc, #500]	; (800529c <HAL_I2C_Init+0x27c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	bf94      	ite	ls
 80050ac:	2301      	movls	r3, #1
 80050ae:	2300      	movhi	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e0e7      	b.n	800528a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4a78      	ldr	r2, [pc, #480]	; (80052a0 <HAL_I2C_Init+0x280>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	0c9b      	lsrs	r3, r3, #18
 80050c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	4a6a      	ldr	r2, [pc, #424]	; (8005294 <HAL_I2C_Init+0x274>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d802      	bhi.n	80050f4 <HAL_I2C_Init+0xd4>
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	3301      	adds	r3, #1
 80050f2:	e009      	b.n	8005108 <HAL_I2C_Init+0xe8>
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80050fa:	fb02 f303 	mul.w	r3, r2, r3
 80050fe:	4a69      	ldr	r2, [pc, #420]	; (80052a4 <HAL_I2C_Init+0x284>)
 8005100:	fba2 2303 	umull	r2, r3, r2, r3
 8005104:	099b      	lsrs	r3, r3, #6
 8005106:	3301      	adds	r3, #1
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6812      	ldr	r2, [r2, #0]
 800510c:	430b      	orrs	r3, r1
 800510e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800511a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	495c      	ldr	r1, [pc, #368]	; (8005294 <HAL_I2C_Init+0x274>)
 8005124:	428b      	cmp	r3, r1
 8005126:	d819      	bhi.n	800515c <HAL_I2C_Init+0x13c>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	1e59      	subs	r1, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	fbb1 f3f3 	udiv	r3, r1, r3
 8005136:	1c59      	adds	r1, r3, #1
 8005138:	f640 73fc 	movw	r3, #4092	; 0xffc
 800513c:	400b      	ands	r3, r1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <HAL_I2C_Init+0x138>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	1e59      	subs	r1, r3, #1
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005150:	3301      	adds	r3, #1
 8005152:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005156:	e051      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 8005158:	2304      	movs	r3, #4
 800515a:	e04f      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d111      	bne.n	8005188 <HAL_I2C_Init+0x168>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	1e58      	subs	r0, r3, #1
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6859      	ldr	r1, [r3, #4]
 800516c:	460b      	mov	r3, r1
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	440b      	add	r3, r1
 8005172:	fbb0 f3f3 	udiv	r3, r0, r3
 8005176:	3301      	adds	r3, #1
 8005178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800517c:	2b00      	cmp	r3, #0
 800517e:	bf0c      	ite	eq
 8005180:	2301      	moveq	r3, #1
 8005182:	2300      	movne	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	e012      	b.n	80051ae <HAL_I2C_Init+0x18e>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	1e58      	subs	r0, r3, #1
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6859      	ldr	r1, [r3, #4]
 8005190:	460b      	mov	r3, r1
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	440b      	add	r3, r1
 8005196:	0099      	lsls	r1, r3, #2
 8005198:	440b      	add	r3, r1
 800519a:	fbb0 f3f3 	udiv	r3, r0, r3
 800519e:	3301      	adds	r3, #1
 80051a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_I2C_Init+0x196>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e022      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10e      	bne.n	80051dc <HAL_I2C_Init+0x1bc>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	1e58      	subs	r0, r3, #1
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6859      	ldr	r1, [r3, #4]
 80051c6:	460b      	mov	r3, r1
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	440b      	add	r3, r1
 80051cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80051d0:	3301      	adds	r3, #1
 80051d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051da:	e00f      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	1e58      	subs	r0, r3, #1
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6859      	ldr	r1, [r3, #4]
 80051e4:	460b      	mov	r3, r1
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	0099      	lsls	r1, r3, #2
 80051ec:	440b      	add	r3, r1
 80051ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80051f2:	3301      	adds	r3, #1
 80051f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051fc:	6879      	ldr	r1, [r7, #4]
 80051fe:	6809      	ldr	r1, [r1, #0]
 8005200:	4313      	orrs	r3, r2
 8005202:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	69da      	ldr	r2, [r3, #28]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	431a      	orrs	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800522a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6911      	ldr	r1, [r2, #16]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	68d2      	ldr	r2, [r2, #12]
 8005236:	4311      	orrs	r1, r2
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6812      	ldr	r2, [r2, #0]
 800523c:	430b      	orrs	r3, r1
 800523e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	695a      	ldr	r2, [r3, #20]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	430a      	orrs	r2, r1
 800525a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0201 	orr.w	r2, r2, #1
 800526a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	000186a0 	.word	0x000186a0
 8005298:	001e847f 	.word	0x001e847f
 800529c:	003d08ff 	.word	0x003d08ff
 80052a0:	431bde83 	.word	0x431bde83
 80052a4:	10624dd3 	.word	0x10624dd3

080052a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b088      	sub	sp, #32
 80052ac:	af02      	add	r7, sp, #8
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	607a      	str	r2, [r7, #4]
 80052b2:	461a      	mov	r2, r3
 80052b4:	460b      	mov	r3, r1
 80052b6:	817b      	strh	r3, [r7, #10]
 80052b8:	4613      	mov	r3, r2
 80052ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052bc:	f7ff fb46 	bl	800494c <HAL_GetTick>
 80052c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b20      	cmp	r3, #32
 80052cc:	f040 80e0 	bne.w	8005490 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	2319      	movs	r3, #25
 80052d6:	2201      	movs	r2, #1
 80052d8:	4970      	ldr	r1, [pc, #448]	; (800549c <HAL_I2C_Master_Transmit+0x1f4>)
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 fe02 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80052e6:	2302      	movs	r3, #2
 80052e8:	e0d3      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <HAL_I2C_Master_Transmit+0x50>
 80052f4:	2302      	movs	r3, #2
 80052f6:	e0cc      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b01      	cmp	r3, #1
 800530c:	d007      	beq.n	800531e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 0201 	orr.w	r2, r2, #1
 800531c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800532c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2221      	movs	r2, #33	; 0x21
 8005332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2210      	movs	r2, #16
 800533a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	893a      	ldrh	r2, [r7, #8]
 800534e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4a50      	ldr	r2, [pc, #320]	; (80054a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800535e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005360:	8979      	ldrh	r1, [r7, #10]
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	6a3a      	ldr	r2, [r7, #32]
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 fbbc 	bl	8005ae4 <I2C_MasterRequestWrite>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e08d      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005376:	2300      	movs	r3, #0
 8005378:	613b      	str	r3, [r7, #16]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	613b      	str	r3, [r7, #16]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	613b      	str	r3, [r7, #16]
 800538a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800538c:	e066      	b.n	800545c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	6a39      	ldr	r1, [r7, #32]
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 fe7c 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00d      	beq.n	80053ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d107      	bne.n	80053b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e06b      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	781a      	ldrb	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	1c5a      	adds	r2, r3, #1
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	3b01      	subs	r3, #1
 80053d8:	b29a      	uxth	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d11b      	bne.n	8005430 <HAL_I2C_Master_Transmit+0x188>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d017      	beq.n	8005430 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	781a      	ldrb	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	6a39      	ldr	r1, [r7, #32]
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 fe6c 	bl	8006112 <I2C_WaitOnBTFFlagUntilTimeout>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00d      	beq.n	800545c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	2b04      	cmp	r3, #4
 8005446:	d107      	bne.n	8005458 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005456:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e01a      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005460:	2b00      	cmp	r3, #0
 8005462:	d194      	bne.n	800538e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005472:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	e000      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005490:	2302      	movs	r3, #2
  }
}
 8005492:	4618      	mov	r0, r3
 8005494:	3718      	adds	r7, #24
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	00100002 	.word	0x00100002
 80054a0:	ffff0000 	.word	0xffff0000

080054a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b088      	sub	sp, #32
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	461a      	mov	r2, r3
 80054b2:	4603      	mov	r3, r0
 80054b4:	817b      	strh	r3, [r7, #10]
 80054b6:	460b      	mov	r3, r1
 80054b8:	813b      	strh	r3, [r7, #8]
 80054ba:	4613      	mov	r3, r2
 80054bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054be:	f7ff fa45 	bl	800494c <HAL_GetTick>
 80054c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b20      	cmp	r3, #32
 80054ce:	f040 80d9 	bne.w	8005684 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	2319      	movs	r3, #25
 80054d8:	2201      	movs	r2, #1
 80054da:	496d      	ldr	r1, [pc, #436]	; (8005690 <HAL_I2C_Mem_Write+0x1ec>)
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 fd01 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
 80054ea:	e0cc      	b.n	8005686 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <HAL_I2C_Mem_Write+0x56>
 80054f6:	2302      	movs	r3, #2
 80054f8:	e0c5      	b.n	8005686 <HAL_I2C_Mem_Write+0x1e2>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b01      	cmp	r3, #1
 800550e:	d007      	beq.n	8005520 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0201 	orr.w	r2, r2, #1
 800551e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800552e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2221      	movs	r2, #33	; 0x21
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2240      	movs	r2, #64	; 0x40
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6a3a      	ldr	r2, [r7, #32]
 800554a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005550:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005556:	b29a      	uxth	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4a4d      	ldr	r2, [pc, #308]	; (8005694 <HAL_I2C_Mem_Write+0x1f0>)
 8005560:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005562:	88f8      	ldrh	r0, [r7, #6]
 8005564:	893a      	ldrh	r2, [r7, #8]
 8005566:	8979      	ldrh	r1, [r7, #10]
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	9301      	str	r3, [sp, #4]
 800556c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	4603      	mov	r3, r0
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 fb38 	bl	8005be8 <I2C_RequestMemoryWrite>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d052      	beq.n	8005624 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e081      	b.n	8005686 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 fd82 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00d      	beq.n	80055ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	2b04      	cmp	r3, #4
 8005598:	d107      	bne.n	80055aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e06b      	b.n	8005686 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b2:	781a      	ldrb	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	2b04      	cmp	r3, #4
 80055ea:	d11b      	bne.n	8005624 <HAL_I2C_Mem_Write+0x180>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d017      	beq.n	8005624 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f8:	781a      	ldrb	r2, [r3, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561a:	b29b      	uxth	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1aa      	bne.n	8005582 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 fd6e 	bl	8006112 <I2C_WaitOnBTFFlagUntilTimeout>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00d      	beq.n	8005658 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005640:	2b04      	cmp	r3, #4
 8005642:	d107      	bne.n	8005654 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005652:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e016      	b.n	8005686 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005666:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005680:	2300      	movs	r3, #0
 8005682:	e000      	b.n	8005686 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005684:	2302      	movs	r3, #2
  }
}
 8005686:	4618      	mov	r0, r3
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	00100002 	.word	0x00100002
 8005694:	ffff0000 	.word	0xffff0000

08005698 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08c      	sub	sp, #48	; 0x30
 800569c:	af02      	add	r7, sp, #8
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	4608      	mov	r0, r1
 80056a2:	4611      	mov	r1, r2
 80056a4:	461a      	mov	r2, r3
 80056a6:	4603      	mov	r3, r0
 80056a8:	817b      	strh	r3, [r7, #10]
 80056aa:	460b      	mov	r3, r1
 80056ac:	813b      	strh	r3, [r7, #8]
 80056ae:	4613      	mov	r3, r2
 80056b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056b2:	f7ff f94b 	bl	800494c <HAL_GetTick>
 80056b6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b20      	cmp	r3, #32
 80056c2:	f040 8208 	bne.w	8005ad6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	2319      	movs	r3, #25
 80056cc:	2201      	movs	r2, #1
 80056ce:	497b      	ldr	r1, [pc, #492]	; (80058bc <HAL_I2C_Mem_Read+0x224>)
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 fc07 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056dc:	2302      	movs	r3, #2
 80056de:	e1fb      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d101      	bne.n	80056ee <HAL_I2C_Mem_Read+0x56>
 80056ea:	2302      	movs	r3, #2
 80056ec:	e1f4      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b01      	cmp	r3, #1
 8005702:	d007      	beq.n	8005714 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005722:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2222      	movs	r2, #34	; 0x22
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2240      	movs	r2, #64	; 0x40
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800573e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005744:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a5b      	ldr	r2, [pc, #364]	; (80058c0 <HAL_I2C_Mem_Read+0x228>)
 8005754:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005756:	88f8      	ldrh	r0, [r7, #6]
 8005758:	893a      	ldrh	r2, [r7, #8]
 800575a:	8979      	ldrh	r1, [r7, #10]
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	9301      	str	r3, [sp, #4]
 8005760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	4603      	mov	r3, r0
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 fad4 	bl	8005d14 <I2C_RequestMemoryRead>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e1b0      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800577a:	2b00      	cmp	r3, #0
 800577c:	d113      	bne.n	80057a6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800577e:	2300      	movs	r3, #0
 8005780:	623b      	str	r3, [r7, #32]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	695b      	ldr	r3, [r3, #20]
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	623b      	str	r3, [r7, #32]
 8005792:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	e184      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d11b      	bne.n	80057e6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057be:	2300      	movs	r3, #0
 80057c0:	61fb      	str	r3, [r7, #28]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	61fb      	str	r3, [r7, #28]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	61fb      	str	r3, [r7, #28]
 80057d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	e164      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d11b      	bne.n	8005826 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800580c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800580e:	2300      	movs	r3, #0
 8005810:	61bb      	str	r3, [r7, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	61bb      	str	r3, [r7, #24]
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	e144      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005826:	2300      	movs	r3, #0
 8005828:	617b      	str	r3, [r7, #20]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800583c:	e138      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005842:	2b03      	cmp	r3, #3
 8005844:	f200 80f1 	bhi.w	8005a2a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800584c:	2b01      	cmp	r3, #1
 800584e:	d123      	bne.n	8005898 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005852:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005854:	68f8      	ldr	r0, [r7, #12]
 8005856:	f000 fc9d 	bl	8006194 <I2C_WaitOnRXNEFlagUntilTimeout>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d001      	beq.n	8005864 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e139      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691a      	ldr	r2, [r3, #16]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005880:	3b01      	subs	r3, #1
 8005882:	b29a      	uxth	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005896:	e10b      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800589c:	2b02      	cmp	r3, #2
 800589e:	d14e      	bne.n	800593e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058a6:	2200      	movs	r2, #0
 80058a8:	4906      	ldr	r1, [pc, #24]	; (80058c4 <HAL_I2C_Mem_Read+0x22c>)
 80058aa:	68f8      	ldr	r0, [r7, #12]
 80058ac:	f000 fb1a 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d008      	beq.n	80058c8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e10e      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
 80058ba:	bf00      	nop
 80058bc:	00100002 	.word	0x00100002
 80058c0:	ffff0000 	.word	0xffff0000
 80058c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691a      	ldr	r2, [r3, #16]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	1c5a      	adds	r2, r3, #1
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058f4:	3b01      	subs	r3, #1
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005900:	b29b      	uxth	r3, r3
 8005902:	3b01      	subs	r3, #1
 8005904:	b29a      	uxth	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	691a      	ldr	r2, [r3, #16]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005914:	b2d2      	uxtb	r2, r2
 8005916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591c:	1c5a      	adds	r2, r3, #1
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005926:	3b01      	subs	r3, #1
 8005928:	b29a      	uxth	r2, r3
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005932:	b29b      	uxth	r3, r3
 8005934:	3b01      	subs	r3, #1
 8005936:	b29a      	uxth	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800593c:	e0b8      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800593e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005940:	9300      	str	r3, [sp, #0]
 8005942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005944:	2200      	movs	r2, #0
 8005946:	4966      	ldr	r1, [pc, #408]	; (8005ae0 <HAL_I2C_Mem_Read+0x448>)
 8005948:	68f8      	ldr	r0, [r7, #12]
 800594a:	f000 facb 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e0bf      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005966:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	691a      	ldr	r2, [r3, #16]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005972:	b2d2      	uxtb	r2, r2
 8005974:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597a:	1c5a      	adds	r2, r3, #1
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005984:	3b01      	subs	r3, #1
 8005986:	b29a      	uxth	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005990:	b29b      	uxth	r3, r3
 8005992:	3b01      	subs	r3, #1
 8005994:	b29a      	uxth	r2, r3
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	2200      	movs	r2, #0
 80059a2:	494f      	ldr	r1, [pc, #316]	; (8005ae0 <HAL_I2C_Mem_Read+0x448>)
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 fa9d 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e091      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	691a      	ldr	r2, [r3, #16]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d6:	1c5a      	adds	r2, r3, #1
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e0:	3b01      	subs	r3, #1
 80059e2:	b29a      	uxth	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	3b01      	subs	r3, #1
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	691a      	ldr	r2, [r3, #16]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	b2d2      	uxtb	r2, r2
 8005a02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a12:	3b01      	subs	r3, #1
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	3b01      	subs	r3, #1
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a28:	e042      	b.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 fbb0 	bl	8006194 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d001      	beq.n	8005a3e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e04c      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	691a      	ldr	r2, [r3, #16]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a48:	b2d2      	uxtb	r2, r2
 8005a4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f003 0304 	and.w	r3, r3, #4
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	d118      	bne.n	8005ab0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	691a      	ldr	r2, [r3, #16]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	b2d2      	uxtb	r2, r2
 8005a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a90:	1c5a      	adds	r2, r3, #1
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f47f aec2 	bne.w	800583e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2220      	movs	r2, #32
 8005abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	e000      	b.n	8005ad8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005ad6:	2302      	movs	r3, #2
  }
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3728      	adds	r7, #40	; 0x28
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	00010004 	.word	0x00010004

08005ae4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b088      	sub	sp, #32
 8005ae8:	af02      	add	r7, sp, #8
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	607a      	str	r2, [r7, #4]
 8005aee:	603b      	str	r3, [r7, #0]
 8005af0:	460b      	mov	r3, r1
 8005af2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d006      	beq.n	8005b0e <I2C_MasterRequestWrite+0x2a>
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d003      	beq.n	8005b0e <I2C_MasterRequestWrite+0x2a>
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b0c:	d108      	bne.n	8005b20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b1c:	601a      	str	r2, [r3, #0]
 8005b1e:	e00b      	b.n	8005b38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b24:	2b12      	cmp	r3, #18
 8005b26:	d107      	bne.n	8005b38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f000 f9cd 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00d      	beq.n	8005b6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b5e:	d103      	bne.n	8005b68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e035      	b.n	8005bd8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b74:	d108      	bne.n	8005b88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b76:	897b      	ldrh	r3, [r7, #10]
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b84:	611a      	str	r2, [r3, #16]
 8005b86:	e01b      	b.n	8005bc0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b88:	897b      	ldrh	r3, [r7, #10]
 8005b8a:	11db      	asrs	r3, r3, #7
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	f003 0306 	and.w	r3, r3, #6
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	f063 030f 	orn	r3, r3, #15
 8005b98:	b2da      	uxtb	r2, r3
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	490e      	ldr	r1, [pc, #56]	; (8005be0 <I2C_MasterRequestWrite+0xfc>)
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 f9f3 	bl	8005f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e010      	b.n	8005bd8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005bb6:	897b      	ldrh	r3, [r7, #10]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	4907      	ldr	r1, [pc, #28]	; (8005be4 <I2C_MasterRequestWrite+0x100>)
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 f9e3 	bl	8005f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e000      	b.n	8005bd8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	00010008 	.word	0x00010008
 8005be4:	00010002 	.word	0x00010002

08005be8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af02      	add	r7, sp, #8
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	817b      	strh	r3, [r7, #10]
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	813b      	strh	r3, [r7, #8]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 f960 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00d      	beq.n	8005c46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c38:	d103      	bne.n	8005c42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e05f      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c46:	897b      	ldrh	r3, [r7, #10]
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005c54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c58:	6a3a      	ldr	r2, [r7, #32]
 8005c5a:	492d      	ldr	r1, [pc, #180]	; (8005d10 <I2C_RequestMemoryWrite+0x128>)
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f998 	bl	8005f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e04c      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	617b      	str	r3, [r7, #20]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	617b      	str	r3, [r7, #20]
 8005c80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c84:	6a39      	ldr	r1, [r7, #32]
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 fa02 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00d      	beq.n	8005cae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d107      	bne.n	8005caa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ca8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e02b      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cae:	88fb      	ldrh	r3, [r7, #6]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d105      	bne.n	8005cc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cb4:	893b      	ldrh	r3, [r7, #8]
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	611a      	str	r2, [r3, #16]
 8005cbe:	e021      	b.n	8005d04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005cc0:	893b      	ldrh	r3, [r7, #8]
 8005cc2:	0a1b      	lsrs	r3, r3, #8
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd0:	6a39      	ldr	r1, [r7, #32]
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 f9dc 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00d      	beq.n	8005cfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	d107      	bne.n	8005cf6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cf4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e005      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cfa:	893b      	ldrh	r3, [r7, #8]
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	00010002 	.word	0x00010002

08005d14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b088      	sub	sp, #32
 8005d18:	af02      	add	r7, sp, #8
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	4608      	mov	r0, r1
 8005d1e:	4611      	mov	r1, r2
 8005d20:	461a      	mov	r2, r3
 8005d22:	4603      	mov	r3, r0
 8005d24:	817b      	strh	r3, [r7, #10]
 8005d26:	460b      	mov	r3, r1
 8005d28:	813b      	strh	r3, [r7, #8]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	6a3b      	ldr	r3, [r7, #32]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d5a:	68f8      	ldr	r0, [r7, #12]
 8005d5c:	f000 f8c2 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00d      	beq.n	8005d82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d74:	d103      	bne.n	8005d7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e0aa      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d82:	897b      	ldrh	r3, [r7, #10]
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	461a      	mov	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	6a3a      	ldr	r2, [r7, #32]
 8005d96:	4952      	ldr	r1, [pc, #328]	; (8005ee0 <I2C_RequestMemoryRead+0x1cc>)
 8005d98:	68f8      	ldr	r0, [r7, #12]
 8005d9a:	f000 f8fa 	bl	8005f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d001      	beq.n	8005da8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e097      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005da8:	2300      	movs	r3, #0
 8005daa:	617b      	str	r3, [r7, #20]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	617b      	str	r3, [r7, #20]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dc0:	6a39      	ldr	r1, [r7, #32]
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 f964 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00d      	beq.n	8005dea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d107      	bne.n	8005de6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005de4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e076      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dea:	88fb      	ldrh	r3, [r7, #6]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d105      	bne.n	8005dfc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005df0:	893b      	ldrh	r3, [r7, #8]
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	611a      	str	r2, [r3, #16]
 8005dfa:	e021      	b.n	8005e40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005dfc:	893b      	ldrh	r3, [r7, #8]
 8005dfe:	0a1b      	lsrs	r3, r3, #8
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	b2da      	uxtb	r2, r3
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0c:	6a39      	ldr	r1, [r7, #32]
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f000 f93e 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00d      	beq.n	8005e36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1e:	2b04      	cmp	r3, #4
 8005e20:	d107      	bne.n	8005e32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e050      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e36:	893b      	ldrh	r3, [r7, #8]
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e42:	6a39      	ldr	r1, [r7, #32]
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 f923 	bl	8006090 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00d      	beq.n	8005e6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e54:	2b04      	cmp	r3, #4
 8005e56:	d107      	bne.n	8005e68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e035      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f000 f82b 	bl	8005ee4 <I2C_WaitOnFlagUntilTimeout>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00d      	beq.n	8005eb0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ea2:	d103      	bne.n	8005eac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005eaa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e013      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005eb0:	897b      	ldrh	r3, [r7, #10]
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	f043 0301 	orr.w	r3, r3, #1
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec2:	6a3a      	ldr	r2, [r7, #32]
 8005ec4:	4906      	ldr	r1, [pc, #24]	; (8005ee0 <I2C_RequestMemoryRead+0x1cc>)
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 f863 	bl	8005f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e000      	b.n	8005ed8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3718      	adds	r7, #24
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	00010002 	.word	0x00010002

08005ee4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	603b      	str	r3, [r7, #0]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ef4:	e025      	b.n	8005f42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005efc:	d021      	beq.n	8005f42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005efe:	f7fe fd25 	bl	800494c <HAL_GetTick>
 8005f02:	4602      	mov	r2, r0
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d302      	bcc.n	8005f14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d116      	bne.n	8005f42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	f043 0220 	orr.w	r2, r3, #32
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e023      	b.n	8005f8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	0c1b      	lsrs	r3, r3, #16
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d10d      	bne.n	8005f68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	695b      	ldr	r3, [r3, #20]
 8005f52:	43da      	mvns	r2, r3
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	4013      	ands	r3, r2
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	bf0c      	ite	eq
 8005f5e:	2301      	moveq	r3, #1
 8005f60:	2300      	movne	r3, #0
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	461a      	mov	r2, r3
 8005f66:	e00c      	b.n	8005f82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	43da      	mvns	r2, r3
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4013      	ands	r3, r2
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	bf0c      	ite	eq
 8005f7a:	2301      	moveq	r3, #1
 8005f7c:	2300      	movne	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	79fb      	ldrb	r3, [r7, #7]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d0b6      	beq.n	8005ef6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b084      	sub	sp, #16
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	607a      	str	r2, [r7, #4]
 8005f9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fa0:	e051      	b.n	8006046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fb0:	d123      	bne.n	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fc0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005fca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe6:	f043 0204 	orr.w	r2, r3, #4
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e046      	b.n	8006088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006000:	d021      	beq.n	8006046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006002:	f7fe fca3 	bl	800494c <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	429a      	cmp	r2, r3
 8006010:	d302      	bcc.n	8006018 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d116      	bne.n	8006046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2220      	movs	r2, #32
 8006022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006032:	f043 0220 	orr.w	r2, r3, #32
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e020      	b.n	8006088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	0c1b      	lsrs	r3, r3, #16
 800604a:	b2db      	uxtb	r3, r3
 800604c:	2b01      	cmp	r3, #1
 800604e:	d10c      	bne.n	800606a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	43da      	mvns	r2, r3
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	4013      	ands	r3, r2
 800605c:	b29b      	uxth	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	bf14      	ite	ne
 8006062:	2301      	movne	r3, #1
 8006064:	2300      	moveq	r3, #0
 8006066:	b2db      	uxtb	r3, r3
 8006068:	e00b      	b.n	8006082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	43da      	mvns	r2, r3
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	4013      	ands	r3, r2
 8006076:	b29b      	uxth	r3, r3
 8006078:	2b00      	cmp	r3, #0
 800607a:	bf14      	ite	ne
 800607c:	2301      	movne	r3, #1
 800607e:	2300      	moveq	r3, #0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d18d      	bne.n	8005fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3710      	adds	r7, #16
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800609c:	e02d      	b.n	80060fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 f8ce 	bl	8006240 <I2C_IsAcknowledgeFailed>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e02d      	b.n	800610a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b4:	d021      	beq.n	80060fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060b6:	f7fe fc49 	bl	800494c <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	68ba      	ldr	r2, [r7, #8]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d302      	bcc.n	80060cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d116      	bne.n	80060fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e6:	f043 0220 	orr.w	r2, r3, #32
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e007      	b.n	800610a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006104:	2b80      	cmp	r3, #128	; 0x80
 8006106:	d1ca      	bne.n	800609e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b084      	sub	sp, #16
 8006116:	af00      	add	r7, sp, #0
 8006118:	60f8      	str	r0, [r7, #12]
 800611a:	60b9      	str	r1, [r7, #8]
 800611c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800611e:	e02d      	b.n	800617c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 f88d 	bl	8006240 <I2C_IsAcknowledgeFailed>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e02d      	b.n	800618c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006136:	d021      	beq.n	800617c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006138:	f7fe fc08 	bl	800494c <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	429a      	cmp	r2, r3
 8006146:	d302      	bcc.n	800614e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d116      	bne.n	800617c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2220      	movs	r2, #32
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	f043 0220 	orr.w	r2, r3, #32
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e007      	b.n	800618c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	f003 0304 	and.w	r3, r3, #4
 8006186:	2b04      	cmp	r3, #4
 8006188:	d1ca      	bne.n	8006120 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80061a0:	e042      	b.n	8006228 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	695b      	ldr	r3, [r3, #20]
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	2b10      	cmp	r3, #16
 80061ae:	d119      	bne.n	80061e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f06f 0210 	mvn.w	r2, #16
 80061b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e029      	b.n	8006238 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e4:	f7fe fbb2 	bl	800494c <HAL_GetTick>
 80061e8:	4602      	mov	r2, r0
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d302      	bcc.n	80061fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d116      	bne.n	8006228 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2220      	movs	r2, #32
 8006204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006214:	f043 0220 	orr.w	r2, r3, #32
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e007      	b.n	8006238 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006232:	2b40      	cmp	r3, #64	; 0x40
 8006234:	d1b5      	bne.n	80061a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006256:	d11b      	bne.n	8006290 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006260:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2220      	movs	r2, #32
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627c:	f043 0204 	orr.w	r2, r3, #4
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e000      	b.n	8006292 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
	...

080062a0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	460b      	mov	r3, r1
 80062aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80062ac:	4b09      	ldr	r3, [pc, #36]	; (80062d4 <HAL_PWR_EnterSLEEPMode+0x34>)
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	4a08      	ldr	r2, [pc, #32]	; (80062d4 <HAL_PWR_EnterSLEEPMode+0x34>)
 80062b2:	f023 0304 	bic.w	r3, r3, #4
 80062b6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80062b8:	78fb      	ldrb	r3, [r7, #3]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d101      	bne.n	80062c2 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80062be:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80062c0:	e002      	b.n	80062c8 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80062c2:	bf40      	sev
    __WFE();
 80062c4:	bf20      	wfe
    __WFE();
 80062c6:	bf20      	wfe
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr
 80062d4:	e000ed00 	.word	0xe000ed00

080062d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d101      	bne.n	80062ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e0cc      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062ec:	4b68      	ldr	r3, [pc, #416]	; (8006490 <HAL_RCC_ClockConfig+0x1b8>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d90c      	bls.n	8006314 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062fa:	4b65      	ldr	r3, [pc, #404]	; (8006490 <HAL_RCC_ClockConfig+0x1b8>)
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	b2d2      	uxtb	r2, r2
 8006300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006302:	4b63      	ldr	r3, [pc, #396]	; (8006490 <HAL_RCC_ClockConfig+0x1b8>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 030f 	and.w	r3, r3, #15
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	429a      	cmp	r2, r3
 800630e:	d001      	beq.n	8006314 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e0b8      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0302 	and.w	r3, r3, #2
 800631c:	2b00      	cmp	r3, #0
 800631e:	d020      	beq.n	8006362 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0304 	and.w	r3, r3, #4
 8006328:	2b00      	cmp	r3, #0
 800632a:	d005      	beq.n	8006338 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800632c:	4b59      	ldr	r3, [pc, #356]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	4a58      	ldr	r2, [pc, #352]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 8006332:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006336:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0308 	and.w	r3, r3, #8
 8006340:	2b00      	cmp	r3, #0
 8006342:	d005      	beq.n	8006350 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006344:	4b53      	ldr	r3, [pc, #332]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	4a52      	ldr	r2, [pc, #328]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800634a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800634e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006350:	4b50      	ldr	r3, [pc, #320]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	494d      	ldr	r1, [pc, #308]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800635e:	4313      	orrs	r3, r2
 8006360:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0301 	and.w	r3, r3, #1
 800636a:	2b00      	cmp	r3, #0
 800636c:	d044      	beq.n	80063f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d107      	bne.n	8006386 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006376:	4b47      	ldr	r3, [pc, #284]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d119      	bne.n	80063b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e07f      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2b02      	cmp	r3, #2
 800638c:	d003      	beq.n	8006396 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006392:	2b03      	cmp	r3, #3
 8006394:	d107      	bne.n	80063a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006396:	4b3f      	ldr	r3, [pc, #252]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d109      	bne.n	80063b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e06f      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063a6:	4b3b      	ldr	r3, [pc, #236]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e067      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063b6:	4b37      	ldr	r3, [pc, #220]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f023 0203 	bic.w	r2, r3, #3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	4934      	ldr	r1, [pc, #208]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063c8:	f7fe fac0 	bl	800494c <HAL_GetTick>
 80063cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ce:	e00a      	b.n	80063e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063d0:	f7fe fabc 	bl	800494c <HAL_GetTick>
 80063d4:	4602      	mov	r2, r0
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	f241 3288 	movw	r2, #5000	; 0x1388
 80063de:	4293      	cmp	r3, r2
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e04f      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063e6:	4b2b      	ldr	r3, [pc, #172]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f003 020c 	and.w	r2, r3, #12
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d1eb      	bne.n	80063d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063f8:	4b25      	ldr	r3, [pc, #148]	; (8006490 <HAL_RCC_ClockConfig+0x1b8>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 030f 	and.w	r3, r3, #15
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	429a      	cmp	r2, r3
 8006404:	d20c      	bcs.n	8006420 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006406:	4b22      	ldr	r3, [pc, #136]	; (8006490 <HAL_RCC_ClockConfig+0x1b8>)
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	b2d2      	uxtb	r2, r2
 800640c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800640e:	4b20      	ldr	r3, [pc, #128]	; (8006490 <HAL_RCC_ClockConfig+0x1b8>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 030f 	and.w	r3, r3, #15
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	429a      	cmp	r2, r3
 800641a:	d001      	beq.n	8006420 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e032      	b.n	8006486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0304 	and.w	r3, r3, #4
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800642c:	4b19      	ldr	r3, [pc, #100]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	4916      	ldr	r1, [pc, #88]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800643a:	4313      	orrs	r3, r2
 800643c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0308 	and.w	r3, r3, #8
 8006446:	2b00      	cmp	r3, #0
 8006448:	d009      	beq.n	800645e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800644a:	4b12      	ldr	r3, [pc, #72]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	00db      	lsls	r3, r3, #3
 8006458:	490e      	ldr	r1, [pc, #56]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 800645a:	4313      	orrs	r3, r2
 800645c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800645e:	f000 f887 	bl	8006570 <HAL_RCC_GetSysClockFreq>
 8006462:	4602      	mov	r2, r0
 8006464:	4b0b      	ldr	r3, [pc, #44]	; (8006494 <HAL_RCC_ClockConfig+0x1bc>)
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	091b      	lsrs	r3, r3, #4
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	490a      	ldr	r1, [pc, #40]	; (8006498 <HAL_RCC_ClockConfig+0x1c0>)
 8006470:	5ccb      	ldrb	r3, [r1, r3]
 8006472:	fa22 f303 	lsr.w	r3, r2, r3
 8006476:	4a09      	ldr	r2, [pc, #36]	; (800649c <HAL_RCC_ClockConfig+0x1c4>)
 8006478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800647a:	4b09      	ldr	r3, [pc, #36]	; (80064a0 <HAL_RCC_ClockConfig+0x1c8>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4618      	mov	r0, r3
 8006480:	f7fe f876 	bl	8004570 <HAL_InitTick>

  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	40023c00 	.word	0x40023c00
 8006494:	40023800 	.word	0x40023800
 8006498:	08012440 	.word	0x08012440
 800649c:	20000008 	.word	0x20000008
 80064a0:	2000000c 	.word	0x2000000c

080064a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064a4:	b480      	push	{r7}
 80064a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064a8:	4b03      	ldr	r3, [pc, #12]	; (80064b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80064aa:	681b      	ldr	r3, [r3, #0]
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	20000008 	.word	0x20000008

080064bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80064c0:	f7ff fff0 	bl	80064a4 <HAL_RCC_GetHCLKFreq>
 80064c4:	4602      	mov	r2, r0
 80064c6:	4b05      	ldr	r3, [pc, #20]	; (80064dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	0a9b      	lsrs	r3, r3, #10
 80064cc:	f003 0307 	and.w	r3, r3, #7
 80064d0:	4903      	ldr	r1, [pc, #12]	; (80064e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064d2:	5ccb      	ldrb	r3, [r1, r3]
 80064d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064d8:	4618      	mov	r0, r3
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	40023800 	.word	0x40023800
 80064e0:	08012450 	.word	0x08012450

080064e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80064e8:	f7ff ffdc 	bl	80064a4 <HAL_RCC_GetHCLKFreq>
 80064ec:	4602      	mov	r2, r0
 80064ee:	4b05      	ldr	r3, [pc, #20]	; (8006504 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	0b5b      	lsrs	r3, r3, #13
 80064f4:	f003 0307 	and.w	r3, r3, #7
 80064f8:	4903      	ldr	r1, [pc, #12]	; (8006508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064fa:	5ccb      	ldrb	r3, [r1, r3]
 80064fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006500:	4618      	mov	r0, r3
 8006502:	bd80      	pop	{r7, pc}
 8006504:	40023800 	.word	0x40023800
 8006508:	08012450 	.word	0x08012450

0800650c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	220f      	movs	r2, #15
 800651a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800651c:	4b12      	ldr	r3, [pc, #72]	; (8006568 <HAL_RCC_GetClockConfig+0x5c>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 0203 	and.w	r2, r3, #3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006528:	4b0f      	ldr	r3, [pc, #60]	; (8006568 <HAL_RCC_GetClockConfig+0x5c>)
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006534:	4b0c      	ldr	r3, [pc, #48]	; (8006568 <HAL_RCC_GetClockConfig+0x5c>)
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006540:	4b09      	ldr	r3, [pc, #36]	; (8006568 <HAL_RCC_GetClockConfig+0x5c>)
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	08db      	lsrs	r3, r3, #3
 8006546:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800654e:	4b07      	ldr	r3, [pc, #28]	; (800656c <HAL_RCC_GetClockConfig+0x60>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 020f 	and.w	r2, r3, #15
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	601a      	str	r2, [r3, #0]
}
 800655a:	bf00      	nop
 800655c:	370c      	adds	r7, #12
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	40023800 	.word	0x40023800
 800656c:	40023c00 	.word	0x40023c00

08006570 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006574:	b0a6      	sub	sp, #152	; 0x98
 8006576:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006578:	2300      	movs	r3, #0
 800657a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800657e:	2300      	movs	r3, #0
 8006580:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8006584:	2300      	movs	r3, #0
 8006586:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 800658a:	2300      	movs	r3, #0
 800658c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8006590:	2300      	movs	r3, #0
 8006592:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006596:	4bc8      	ldr	r3, [pc, #800]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f003 030c 	and.w	r3, r3, #12
 800659e:	2b0c      	cmp	r3, #12
 80065a0:	f200 817e 	bhi.w	80068a0 <HAL_RCC_GetSysClockFreq+0x330>
 80065a4:	a201      	add	r2, pc, #4	; (adr r2, 80065ac <HAL_RCC_GetSysClockFreq+0x3c>)
 80065a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065aa:	bf00      	nop
 80065ac:	080065e1 	.word	0x080065e1
 80065b0:	080068a1 	.word	0x080068a1
 80065b4:	080068a1 	.word	0x080068a1
 80065b8:	080068a1 	.word	0x080068a1
 80065bc:	080065e9 	.word	0x080065e9
 80065c0:	080068a1 	.word	0x080068a1
 80065c4:	080068a1 	.word	0x080068a1
 80065c8:	080068a1 	.word	0x080068a1
 80065cc:	080065f1 	.word	0x080065f1
 80065d0:	080068a1 	.word	0x080068a1
 80065d4:	080068a1 	.word	0x080068a1
 80065d8:	080068a1 	.word	0x080068a1
 80065dc:	0800675b 	.word	0x0800675b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80065e0:	4bb6      	ldr	r3, [pc, #728]	; (80068bc <HAL_RCC_GetSysClockFreq+0x34c>)
 80065e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80065e6:	e15f      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80065e8:	4bb5      	ldr	r3, [pc, #724]	; (80068c0 <HAL_RCC_GetSysClockFreq+0x350>)
 80065ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80065ee:	e15b      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80065f0:	4bb1      	ldr	r3, [pc, #708]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80065f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80065fc:	4bae      	ldr	r3, [pc, #696]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d031      	beq.n	800666c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006608:	4bab      	ldr	r3, [pc, #684]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	099b      	lsrs	r3, r3, #6
 800660e:	2200      	movs	r2, #0
 8006610:	66bb      	str	r3, [r7, #104]	; 0x68
 8006612:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006614:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800661a:	663b      	str	r3, [r7, #96]	; 0x60
 800661c:	2300      	movs	r3, #0
 800661e:	667b      	str	r3, [r7, #100]	; 0x64
 8006620:	4ba7      	ldr	r3, [pc, #668]	; (80068c0 <HAL_RCC_GetSysClockFreq+0x350>)
 8006622:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006626:	462a      	mov	r2, r5
 8006628:	fb03 f202 	mul.w	r2, r3, r2
 800662c:	2300      	movs	r3, #0
 800662e:	4621      	mov	r1, r4
 8006630:	fb01 f303 	mul.w	r3, r1, r3
 8006634:	4413      	add	r3, r2
 8006636:	4aa2      	ldr	r2, [pc, #648]	; (80068c0 <HAL_RCC_GetSysClockFreq+0x350>)
 8006638:	4621      	mov	r1, r4
 800663a:	fba1 1202 	umull	r1, r2, r1, r2
 800663e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006640:	460a      	mov	r2, r1
 8006642:	67ba      	str	r2, [r7, #120]	; 0x78
 8006644:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006646:	4413      	add	r3, r2
 8006648:	67fb      	str	r3, [r7, #124]	; 0x7c
 800664a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800664e:	2200      	movs	r2, #0
 8006650:	65bb      	str	r3, [r7, #88]	; 0x58
 8006652:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006654:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006658:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800665c:	f7fa fb84 	bl	8000d68 <__aeabi_uldivmod>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	4613      	mov	r3, r2
 8006666:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800666a:	e064      	b.n	8006736 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800666c:	4b92      	ldr	r3, [pc, #584]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	099b      	lsrs	r3, r3, #6
 8006672:	2200      	movs	r2, #0
 8006674:	653b      	str	r3, [r7, #80]	; 0x50
 8006676:	657a      	str	r2, [r7, #84]	; 0x54
 8006678:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800667a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800667e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006680:	2300      	movs	r3, #0
 8006682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006684:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8006688:	4622      	mov	r2, r4
 800668a:	462b      	mov	r3, r5
 800668c:	f04f 0000 	mov.w	r0, #0
 8006690:	f04f 0100 	mov.w	r1, #0
 8006694:	0159      	lsls	r1, r3, #5
 8006696:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800669a:	0150      	lsls	r0, r2, #5
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	4621      	mov	r1, r4
 80066a2:	1a51      	subs	r1, r2, r1
 80066a4:	6139      	str	r1, [r7, #16]
 80066a6:	4629      	mov	r1, r5
 80066a8:	eb63 0301 	sbc.w	r3, r3, r1
 80066ac:	617b      	str	r3, [r7, #20]
 80066ae:	f04f 0200 	mov.w	r2, #0
 80066b2:	f04f 0300 	mov.w	r3, #0
 80066b6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066ba:	4659      	mov	r1, fp
 80066bc:	018b      	lsls	r3, r1, #6
 80066be:	4651      	mov	r1, sl
 80066c0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066c4:	4651      	mov	r1, sl
 80066c6:	018a      	lsls	r2, r1, #6
 80066c8:	4651      	mov	r1, sl
 80066ca:	ebb2 0801 	subs.w	r8, r2, r1
 80066ce:	4659      	mov	r1, fp
 80066d0:	eb63 0901 	sbc.w	r9, r3, r1
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066e8:	4690      	mov	r8, r2
 80066ea:	4699      	mov	r9, r3
 80066ec:	4623      	mov	r3, r4
 80066ee:	eb18 0303 	adds.w	r3, r8, r3
 80066f2:	60bb      	str	r3, [r7, #8]
 80066f4:	462b      	mov	r3, r5
 80066f6:	eb49 0303 	adc.w	r3, r9, r3
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	f04f 0200 	mov.w	r2, #0
 8006700:	f04f 0300 	mov.w	r3, #0
 8006704:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006708:	4629      	mov	r1, r5
 800670a:	028b      	lsls	r3, r1, #10
 800670c:	4621      	mov	r1, r4
 800670e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006712:	4621      	mov	r1, r4
 8006714:	028a      	lsls	r2, r1, #10
 8006716:	4610      	mov	r0, r2
 8006718:	4619      	mov	r1, r3
 800671a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800671e:	2200      	movs	r2, #0
 8006720:	643b      	str	r3, [r7, #64]	; 0x40
 8006722:	647a      	str	r2, [r7, #68]	; 0x44
 8006724:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006728:	f7fa fb1e 	bl	8000d68 <__aeabi_uldivmod>
 800672c:	4602      	mov	r2, r0
 800672e:	460b      	mov	r3, r1
 8006730:	4613      	mov	r3, r2
 8006732:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006736:	4b60      	ldr	r3, [pc, #384]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	0c1b      	lsrs	r3, r3, #16
 800673c:	f003 0303 	and.w	r3, r3, #3
 8006740:	3301      	adds	r3, #1
 8006742:	005b      	lsls	r3, r3, #1
 8006744:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8006748:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800674c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006750:	fbb2 f3f3 	udiv	r3, r2, r3
 8006754:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8006758:	e0a6      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800675a:	4b57      	ldr	r3, [pc, #348]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006762:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006766:	4b54      	ldr	r3, [pc, #336]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d02a      	beq.n	80067c8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006772:	4b51      	ldr	r3, [pc, #324]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	099b      	lsrs	r3, r3, #6
 8006778:	2200      	movs	r2, #0
 800677a:	63bb      	str	r3, [r7, #56]	; 0x38
 800677c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800677e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006780:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006784:	2100      	movs	r1, #0
 8006786:	4b4e      	ldr	r3, [pc, #312]	; (80068c0 <HAL_RCC_GetSysClockFreq+0x350>)
 8006788:	fb03 f201 	mul.w	r2, r3, r1
 800678c:	2300      	movs	r3, #0
 800678e:	fb00 f303 	mul.w	r3, r0, r3
 8006792:	4413      	add	r3, r2
 8006794:	4a4a      	ldr	r2, [pc, #296]	; (80068c0 <HAL_RCC_GetSysClockFreq+0x350>)
 8006796:	fba0 1202 	umull	r1, r2, r0, r2
 800679a:	677a      	str	r2, [r7, #116]	; 0x74
 800679c:	460a      	mov	r2, r1
 800679e:	673a      	str	r2, [r7, #112]	; 0x70
 80067a0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80067a2:	4413      	add	r3, r2
 80067a4:	677b      	str	r3, [r7, #116]	; 0x74
 80067a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80067aa:	2200      	movs	r2, #0
 80067ac:	633b      	str	r3, [r7, #48]	; 0x30
 80067ae:	637a      	str	r2, [r7, #52]	; 0x34
 80067b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80067b4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80067b8:	f7fa fad6 	bl	8000d68 <__aeabi_uldivmod>
 80067bc:	4602      	mov	r2, r0
 80067be:	460b      	mov	r3, r1
 80067c0:	4613      	mov	r3, r2
 80067c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80067c6:	e05b      	b.n	8006880 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067c8:	4b3b      	ldr	r3, [pc, #236]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	099b      	lsrs	r3, r3, #6
 80067ce:	2200      	movs	r2, #0
 80067d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80067d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067da:	623b      	str	r3, [r7, #32]
 80067dc:	2300      	movs	r3, #0
 80067de:	627b      	str	r3, [r7, #36]	; 0x24
 80067e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80067e4:	4642      	mov	r2, r8
 80067e6:	464b      	mov	r3, r9
 80067e8:	f04f 0000 	mov.w	r0, #0
 80067ec:	f04f 0100 	mov.w	r1, #0
 80067f0:	0159      	lsls	r1, r3, #5
 80067f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067f6:	0150      	lsls	r0, r2, #5
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	4641      	mov	r1, r8
 80067fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8006802:	4649      	mov	r1, r9
 8006804:	eb63 0b01 	sbc.w	fp, r3, r1
 8006808:	f04f 0200 	mov.w	r2, #0
 800680c:	f04f 0300 	mov.w	r3, #0
 8006810:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006814:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006818:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800681c:	ebb2 040a 	subs.w	r4, r2, sl
 8006820:	eb63 050b 	sbc.w	r5, r3, fp
 8006824:	f04f 0200 	mov.w	r2, #0
 8006828:	f04f 0300 	mov.w	r3, #0
 800682c:	00eb      	lsls	r3, r5, #3
 800682e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006832:	00e2      	lsls	r2, r4, #3
 8006834:	4614      	mov	r4, r2
 8006836:	461d      	mov	r5, r3
 8006838:	4643      	mov	r3, r8
 800683a:	18e3      	adds	r3, r4, r3
 800683c:	603b      	str	r3, [r7, #0]
 800683e:	464b      	mov	r3, r9
 8006840:	eb45 0303 	adc.w	r3, r5, r3
 8006844:	607b      	str	r3, [r7, #4]
 8006846:	f04f 0200 	mov.w	r2, #0
 800684a:	f04f 0300 	mov.w	r3, #0
 800684e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006852:	4629      	mov	r1, r5
 8006854:	028b      	lsls	r3, r1, #10
 8006856:	4621      	mov	r1, r4
 8006858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800685c:	4621      	mov	r1, r4
 800685e:	028a      	lsls	r2, r1, #10
 8006860:	4610      	mov	r0, r2
 8006862:	4619      	mov	r1, r3
 8006864:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006868:	2200      	movs	r2, #0
 800686a:	61bb      	str	r3, [r7, #24]
 800686c:	61fa      	str	r2, [r7, #28]
 800686e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006872:	f7fa fa79 	bl	8000d68 <__aeabi_uldivmod>
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	4613      	mov	r3, r2
 800687c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006880:	4b0d      	ldr	r3, [pc, #52]	; (80068b8 <HAL_RCC_GetSysClockFreq+0x348>)
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	0f1b      	lsrs	r3, r3, #28
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800688e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006892:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006896:	fbb2 f3f3 	udiv	r3, r2, r3
 800689a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800689e:	e003      	b.n	80068a8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068a0:	4b06      	ldr	r3, [pc, #24]	; (80068bc <HAL_RCC_GetSysClockFreq+0x34c>)
 80068a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80068a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3798      	adds	r7, #152	; 0x98
 80068b0:	46bd      	mov	sp, r7
 80068b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068b6:	bf00      	nop
 80068b8:	40023800 	.word	0x40023800
 80068bc:	00f42400 	.word	0x00f42400
 80068c0:	017d7840 	.word	0x017d7840

080068c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b086      	sub	sp, #24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d101      	bne.n	80068d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e28d      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0301 	and.w	r3, r3, #1
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f000 8083 	beq.w	80069ea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80068e4:	4b94      	ldr	r3, [pc, #592]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f003 030c 	and.w	r3, r3, #12
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d019      	beq.n	8006924 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80068f0:	4b91      	ldr	r3, [pc, #580]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d106      	bne.n	800690a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80068fc:	4b8e      	ldr	r3, [pc, #568]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006904:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006908:	d00c      	beq.n	8006924 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800690a:	4b8b      	ldr	r3, [pc, #556]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006912:	2b0c      	cmp	r3, #12
 8006914:	d112      	bne.n	800693c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006916:	4b88      	ldr	r3, [pc, #544]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800691e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006922:	d10b      	bne.n	800693c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006924:	4b84      	ldr	r3, [pc, #528]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d05b      	beq.n	80069e8 <HAL_RCC_OscConfig+0x124>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d157      	bne.n	80069e8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e25a      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006944:	d106      	bne.n	8006954 <HAL_RCC_OscConfig+0x90>
 8006946:	4b7c      	ldr	r3, [pc, #496]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a7b      	ldr	r2, [pc, #492]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 800694c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006950:	6013      	str	r3, [r2, #0]
 8006952:	e01d      	b.n	8006990 <HAL_RCC_OscConfig+0xcc>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800695c:	d10c      	bne.n	8006978 <HAL_RCC_OscConfig+0xb4>
 800695e:	4b76      	ldr	r3, [pc, #472]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a75      	ldr	r2, [pc, #468]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006964:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006968:	6013      	str	r3, [r2, #0]
 800696a:	4b73      	ldr	r3, [pc, #460]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a72      	ldr	r2, [pc, #456]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006974:	6013      	str	r3, [r2, #0]
 8006976:	e00b      	b.n	8006990 <HAL_RCC_OscConfig+0xcc>
 8006978:	4b6f      	ldr	r3, [pc, #444]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a6e      	ldr	r2, [pc, #440]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 800697e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006982:	6013      	str	r3, [r2, #0]
 8006984:	4b6c      	ldr	r3, [pc, #432]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a6b      	ldr	r2, [pc, #428]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 800698a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800698e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d013      	beq.n	80069c0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fd ffd8 	bl	800494c <HAL_GetTick>
 800699c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069a0:	f7fd ffd4 	bl	800494c <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b64      	cmp	r3, #100	; 0x64
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e21f      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069b2:	4b61      	ldr	r3, [pc, #388]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d0f0      	beq.n	80069a0 <HAL_RCC_OscConfig+0xdc>
 80069be:	e014      	b.n	80069ea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c0:	f7fd ffc4 	bl	800494c <HAL_GetTick>
 80069c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069c6:	e008      	b.n	80069da <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069c8:	f7fd ffc0 	bl	800494c <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	2b64      	cmp	r3, #100	; 0x64
 80069d4:	d901      	bls.n	80069da <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e20b      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069da:	4b57      	ldr	r3, [pc, #348]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1f0      	bne.n	80069c8 <HAL_RCC_OscConfig+0x104>
 80069e6:	e000      	b.n	80069ea <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d06f      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80069f6:	4b50      	ldr	r3, [pc, #320]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f003 030c 	and.w	r3, r3, #12
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d017      	beq.n	8006a32 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a02:	4b4d      	ldr	r3, [pc, #308]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a0a:	2b08      	cmp	r3, #8
 8006a0c:	d105      	bne.n	8006a1a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a0e:	4b4a      	ldr	r3, [pc, #296]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00b      	beq.n	8006a32 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a1a:	4b47      	ldr	r3, [pc, #284]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a22:	2b0c      	cmp	r3, #12
 8006a24:	d11c      	bne.n	8006a60 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a26:	4b44      	ldr	r3, [pc, #272]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d116      	bne.n	8006a60 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a32:	4b41      	ldr	r3, [pc, #260]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d005      	beq.n	8006a4a <HAL_RCC_OscConfig+0x186>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d001      	beq.n	8006a4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e1d3      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a4a:	4b3b      	ldr	r3, [pc, #236]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	00db      	lsls	r3, r3, #3
 8006a58:	4937      	ldr	r1, [pc, #220]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a5e:	e03a      	b.n	8006ad6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d020      	beq.n	8006aaa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a68:	4b34      	ldr	r3, [pc, #208]	; (8006b3c <HAL_RCC_OscConfig+0x278>)
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a6e:	f7fd ff6d 	bl	800494c <HAL_GetTick>
 8006a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a74:	e008      	b.n	8006a88 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a76:	f7fd ff69 	bl	800494c <HAL_GetTick>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d901      	bls.n	8006a88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e1b4      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a88:	4b2b      	ldr	r3, [pc, #172]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0302 	and.w	r3, r3, #2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d0f0      	beq.n	8006a76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a94:	4b28      	ldr	r3, [pc, #160]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	00db      	lsls	r3, r3, #3
 8006aa2:	4925      	ldr	r1, [pc, #148]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	600b      	str	r3, [r1, #0]
 8006aa8:	e015      	b.n	8006ad6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aaa:	4b24      	ldr	r3, [pc, #144]	; (8006b3c <HAL_RCC_OscConfig+0x278>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab0:	f7fd ff4c 	bl	800494c <HAL_GetTick>
 8006ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ab6:	e008      	b.n	8006aca <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ab8:	f7fd ff48 	bl	800494c <HAL_GetTick>
 8006abc:	4602      	mov	r2, r0
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	1ad3      	subs	r3, r2, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d901      	bls.n	8006aca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e193      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006aca:	4b1b      	ldr	r3, [pc, #108]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1f0      	bne.n	8006ab8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0308 	and.w	r3, r3, #8
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d036      	beq.n	8006b50 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d016      	beq.n	8006b18 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006aea:	4b15      	ldr	r3, [pc, #84]	; (8006b40 <HAL_RCC_OscConfig+0x27c>)
 8006aec:	2201      	movs	r2, #1
 8006aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af0:	f7fd ff2c 	bl	800494c <HAL_GetTick>
 8006af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006af6:	e008      	b.n	8006b0a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006af8:	f7fd ff28 	bl	800494c <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d901      	bls.n	8006b0a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e173      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b0a:	4b0b      	ldr	r3, [pc, #44]	; (8006b38 <HAL_RCC_OscConfig+0x274>)
 8006b0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b0e:	f003 0302 	and.w	r3, r3, #2
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0f0      	beq.n	8006af8 <HAL_RCC_OscConfig+0x234>
 8006b16:	e01b      	b.n	8006b50 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b18:	4b09      	ldr	r3, [pc, #36]	; (8006b40 <HAL_RCC_OscConfig+0x27c>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b1e:	f7fd ff15 	bl	800494c <HAL_GetTick>
 8006b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b24:	e00e      	b.n	8006b44 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b26:	f7fd ff11 	bl	800494c <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d907      	bls.n	8006b44 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e15c      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
 8006b38:	40023800 	.word	0x40023800
 8006b3c:	42470000 	.word	0x42470000
 8006b40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b44:	4b8a      	ldr	r3, [pc, #552]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b48:	f003 0302 	and.w	r3, r3, #2
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1ea      	bne.n	8006b26 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0304 	and.w	r3, r3, #4
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f000 8097 	beq.w	8006c8c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b62:	4b83      	ldr	r3, [pc, #524]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10f      	bne.n	8006b8e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b6e:	2300      	movs	r3, #0
 8006b70:	60bb      	str	r3, [r7, #8]
 8006b72:	4b7f      	ldr	r3, [pc, #508]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	4a7e      	ldr	r2, [pc, #504]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8006b7e:	4b7c      	ldr	r3, [pc, #496]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b86:	60bb      	str	r3, [r7, #8]
 8006b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b8e:	4b79      	ldr	r3, [pc, #484]	; (8006d74 <HAL_RCC_OscConfig+0x4b0>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d118      	bne.n	8006bcc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b9a:	4b76      	ldr	r3, [pc, #472]	; (8006d74 <HAL_RCC_OscConfig+0x4b0>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a75      	ldr	r2, [pc, #468]	; (8006d74 <HAL_RCC_OscConfig+0x4b0>)
 8006ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ba6:	f7fd fed1 	bl	800494c <HAL_GetTick>
 8006baa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bac:	e008      	b.n	8006bc0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bae:	f7fd fecd 	bl	800494c <HAL_GetTick>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d901      	bls.n	8006bc0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	e118      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bc0:	4b6c      	ldr	r3, [pc, #432]	; (8006d74 <HAL_RCC_OscConfig+0x4b0>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d0f0      	beq.n	8006bae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d106      	bne.n	8006be2 <HAL_RCC_OscConfig+0x31e>
 8006bd4:	4b66      	ldr	r3, [pc, #408]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd8:	4a65      	ldr	r2, [pc, #404]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006bda:	f043 0301 	orr.w	r3, r3, #1
 8006bde:	6713      	str	r3, [r2, #112]	; 0x70
 8006be0:	e01c      	b.n	8006c1c <HAL_RCC_OscConfig+0x358>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	2b05      	cmp	r3, #5
 8006be8:	d10c      	bne.n	8006c04 <HAL_RCC_OscConfig+0x340>
 8006bea:	4b61      	ldr	r3, [pc, #388]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bee:	4a60      	ldr	r2, [pc, #384]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006bf0:	f043 0304 	orr.w	r3, r3, #4
 8006bf4:	6713      	str	r3, [r2, #112]	; 0x70
 8006bf6:	4b5e      	ldr	r3, [pc, #376]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bfa:	4a5d      	ldr	r2, [pc, #372]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006bfc:	f043 0301 	orr.w	r3, r3, #1
 8006c00:	6713      	str	r3, [r2, #112]	; 0x70
 8006c02:	e00b      	b.n	8006c1c <HAL_RCC_OscConfig+0x358>
 8006c04:	4b5a      	ldr	r3, [pc, #360]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c08:	4a59      	ldr	r2, [pc, #356]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c0a:	f023 0301 	bic.w	r3, r3, #1
 8006c0e:	6713      	str	r3, [r2, #112]	; 0x70
 8006c10:	4b57      	ldr	r3, [pc, #348]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c14:	4a56      	ldr	r2, [pc, #344]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c16:	f023 0304 	bic.w	r3, r3, #4
 8006c1a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d015      	beq.n	8006c50 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c24:	f7fd fe92 	bl	800494c <HAL_GetTick>
 8006c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c2a:	e00a      	b.n	8006c42 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c2c:	f7fd fe8e 	bl	800494c <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d901      	bls.n	8006c42 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e0d7      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c42:	4b4b      	ldr	r3, [pc, #300]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c46:	f003 0302 	and.w	r3, r3, #2
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d0ee      	beq.n	8006c2c <HAL_RCC_OscConfig+0x368>
 8006c4e:	e014      	b.n	8006c7a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c50:	f7fd fe7c 	bl	800494c <HAL_GetTick>
 8006c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c56:	e00a      	b.n	8006c6e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c58:	f7fd fe78 	bl	800494c <HAL_GetTick>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d901      	bls.n	8006c6e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e0c1      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c6e:	4b40      	ldr	r3, [pc, #256]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c72:	f003 0302 	and.w	r3, r3, #2
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d1ee      	bne.n	8006c58 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c7a:	7dfb      	ldrb	r3, [r7, #23]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d105      	bne.n	8006c8c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c80:	4b3b      	ldr	r3, [pc, #236]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c84:	4a3a      	ldr	r2, [pc, #232]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 80ad 	beq.w	8006df0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c96:	4b36      	ldr	r3, [pc, #216]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f003 030c 	and.w	r3, r3, #12
 8006c9e:	2b08      	cmp	r3, #8
 8006ca0:	d060      	beq.n	8006d64 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d145      	bne.n	8006d36 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006caa:	4b33      	ldr	r3, [pc, #204]	; (8006d78 <HAL_RCC_OscConfig+0x4b4>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb0:	f7fd fe4c 	bl	800494c <HAL_GetTick>
 8006cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cb6:	e008      	b.n	8006cca <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cb8:	f7fd fe48 	bl	800494c <HAL_GetTick>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d901      	bls.n	8006cca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e093      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cca:	4b29      	ldr	r3, [pc, #164]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1f0      	bne.n	8006cb8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69da      	ldr	r2, [r3, #28]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	431a      	orrs	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce4:	019b      	lsls	r3, r3, #6
 8006ce6:	431a      	orrs	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cec:	085b      	lsrs	r3, r3, #1
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	041b      	lsls	r3, r3, #16
 8006cf2:	431a      	orrs	r2, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf8:	061b      	lsls	r3, r3, #24
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d00:	071b      	lsls	r3, r3, #28
 8006d02:	491b      	ldr	r1, [pc, #108]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d08:	4b1b      	ldr	r3, [pc, #108]	; (8006d78 <HAL_RCC_OscConfig+0x4b4>)
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d0e:	f7fd fe1d 	bl	800494c <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d14:	e008      	b.n	8006d28 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d16:	f7fd fe19 	bl	800494c <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e064      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d28:	4b11      	ldr	r3, [pc, #68]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d0f0      	beq.n	8006d16 <HAL_RCC_OscConfig+0x452>
 8006d34:	e05c      	b.n	8006df0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d36:	4b10      	ldr	r3, [pc, #64]	; (8006d78 <HAL_RCC_OscConfig+0x4b4>)
 8006d38:	2200      	movs	r2, #0
 8006d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d3c:	f7fd fe06 	bl	800494c <HAL_GetTick>
 8006d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d42:	e008      	b.n	8006d56 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d44:	f7fd fe02 	bl	800494c <HAL_GetTick>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d901      	bls.n	8006d56 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e04d      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d56:	4b06      	ldr	r3, [pc, #24]	; (8006d70 <HAL_RCC_OscConfig+0x4ac>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1f0      	bne.n	8006d44 <HAL_RCC_OscConfig+0x480>
 8006d62:	e045      	b.n	8006df0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	699b      	ldr	r3, [r3, #24]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d107      	bne.n	8006d7c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e040      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
 8006d70:	40023800 	.word	0x40023800
 8006d74:	40007000 	.word	0x40007000
 8006d78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006d7c:	4b1f      	ldr	r3, [pc, #124]	; (8006dfc <HAL_RCC_OscConfig+0x538>)
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d030      	beq.n	8006dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d129      	bne.n	8006dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d122      	bne.n	8006dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006dac:	4013      	ands	r3, r2
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006db2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d119      	bne.n	8006dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc2:	085b      	lsrs	r3, r3, #1
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d10f      	bne.n	8006dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d107      	bne.n	8006dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d001      	beq.n	8006df0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e000      	b.n	8006df2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	40023800 	.word	0x40023800

08006e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e041      	b.n	8006e96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d106      	bne.n	8006e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7fd f9c4 	bl	80041b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	4610      	mov	r0, r2
 8006e40:	f000 feb2 	bl	8007ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3708      	adds	r7, #8
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
	...

08006ea0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d001      	beq.n	8006eb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e046      	b.n	8006f46 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2202      	movs	r2, #2
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a23      	ldr	r2, [pc, #140]	; (8006f54 <HAL_TIM_Base_Start+0xb4>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d022      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ed2:	d01d      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a1f      	ldr	r2, [pc, #124]	; (8006f58 <HAL_TIM_Base_Start+0xb8>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d018      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a1e      	ldr	r2, [pc, #120]	; (8006f5c <HAL_TIM_Base_Start+0xbc>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d013      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a1c      	ldr	r2, [pc, #112]	; (8006f60 <HAL_TIM_Base_Start+0xc0>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d00e      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a1b      	ldr	r2, [pc, #108]	; (8006f64 <HAL_TIM_Base_Start+0xc4>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d009      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a19      	ldr	r2, [pc, #100]	; (8006f68 <HAL_TIM_Base_Start+0xc8>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d004      	beq.n	8006f10 <HAL_TIM_Base_Start+0x70>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a18      	ldr	r2, [pc, #96]	; (8006f6c <HAL_TIM_Base_Start+0xcc>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d111      	bne.n	8006f34 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 0307 	and.w	r3, r3, #7
 8006f1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2b06      	cmp	r3, #6
 8006f20:	d010      	beq.n	8006f44 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f042 0201 	orr.w	r2, r2, #1
 8006f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f32:	e007      	b.n	8006f44 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 0201 	orr.w	r2, r2, #1
 8006f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40010000 	.word	0x40010000
 8006f58:	40000400 	.word	0x40000400
 8006f5c:	40000800 	.word	0x40000800
 8006f60:	40000c00 	.word	0x40000c00
 8006f64:	40010400 	.word	0x40010400
 8006f68:	40014000 	.word	0x40014000
 8006f6c:	40001800 	.word	0x40001800

08006f70 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6a1a      	ldr	r2, [r3, #32]
 8006f7e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006f82:	4013      	ands	r3, r2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d10f      	bne.n	8006fa8 <HAL_TIM_Base_Stop+0x38>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	6a1a      	ldr	r2, [r3, #32]
 8006f8e:	f240 4344 	movw	r3, #1092	; 0x444
 8006f92:	4013      	ands	r3, r2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d107      	bne.n	8006fa8 <HAL_TIM_Base_Stop+0x38>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 0201 	bic.w	r2, r2, #1
 8006fa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
	...

08006fc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d001      	beq.n	8006fd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e04e      	b.n	8007076 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	68da      	ldr	r2, [r3, #12]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f042 0201 	orr.w	r2, r2, #1
 8006fee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a23      	ldr	r2, [pc, #140]	; (8007084 <HAL_TIM_Base_Start_IT+0xc4>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d022      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007002:	d01d      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a1f      	ldr	r2, [pc, #124]	; (8007088 <HAL_TIM_Base_Start_IT+0xc8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d018      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a1e      	ldr	r2, [pc, #120]	; (800708c <HAL_TIM_Base_Start_IT+0xcc>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d013      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a1c      	ldr	r2, [pc, #112]	; (8007090 <HAL_TIM_Base_Start_IT+0xd0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d00e      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a1b      	ldr	r2, [pc, #108]	; (8007094 <HAL_TIM_Base_Start_IT+0xd4>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d009      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a19      	ldr	r2, [pc, #100]	; (8007098 <HAL_TIM_Base_Start_IT+0xd8>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d004      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x80>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a18      	ldr	r2, [pc, #96]	; (800709c <HAL_TIM_Base_Start_IT+0xdc>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d111      	bne.n	8007064 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 0307 	and.w	r3, r3, #7
 800704a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b06      	cmp	r3, #6
 8007050:	d010      	beq.n	8007074 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0201 	orr.w	r2, r2, #1
 8007060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007062:	e007      	b.n	8007074 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40010000 	.word	0x40010000
 8007088:	40000400 	.word	0x40000400
 800708c:	40000800 	.word	0x40000800
 8007090:	40000c00 	.word	0x40000c00
 8007094:	40010400 	.word	0x40010400
 8007098:	40014000 	.word	0x40014000
 800709c:	40001800 	.word	0x40001800

080070a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e041      	b.n	8007136 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d106      	bne.n	80070cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f7fd f83c 	bl	8004144 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2202      	movs	r2, #2
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	3304      	adds	r3, #4
 80070dc:	4619      	mov	r1, r3
 80070de:	4610      	mov	r0, r2
 80070e0:	f000 fd62 	bl	8007ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d109      	bne.n	8007164 <HAL_TIM_PWM_Start+0x24>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b01      	cmp	r3, #1
 800715a:	bf14      	ite	ne
 800715c:	2301      	movne	r3, #1
 800715e:	2300      	moveq	r3, #0
 8007160:	b2db      	uxtb	r3, r3
 8007162:	e022      	b.n	80071aa <HAL_TIM_PWM_Start+0x6a>
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	2b04      	cmp	r3, #4
 8007168:	d109      	bne.n	800717e <HAL_TIM_PWM_Start+0x3e>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b01      	cmp	r3, #1
 8007174:	bf14      	ite	ne
 8007176:	2301      	movne	r3, #1
 8007178:	2300      	moveq	r3, #0
 800717a:	b2db      	uxtb	r3, r3
 800717c:	e015      	b.n	80071aa <HAL_TIM_PWM_Start+0x6a>
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	2b08      	cmp	r3, #8
 8007182:	d109      	bne.n	8007198 <HAL_TIM_PWM_Start+0x58>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800718a:	b2db      	uxtb	r3, r3
 800718c:	2b01      	cmp	r3, #1
 800718e:	bf14      	ite	ne
 8007190:	2301      	movne	r3, #1
 8007192:	2300      	moveq	r3, #0
 8007194:	b2db      	uxtb	r3, r3
 8007196:	e008      	b.n	80071aa <HAL_TIM_PWM_Start+0x6a>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	bf14      	ite	ne
 80071a4:	2301      	movne	r3, #1
 80071a6:	2300      	moveq	r3, #0
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d001      	beq.n	80071b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e07c      	b.n	80072ac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d104      	bne.n	80071c2 <HAL_TIM_PWM_Start+0x82>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071c0:	e013      	b.n	80071ea <HAL_TIM_PWM_Start+0xaa>
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2b04      	cmp	r3, #4
 80071c6:	d104      	bne.n	80071d2 <HAL_TIM_PWM_Start+0x92>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071d0:	e00b      	b.n	80071ea <HAL_TIM_PWM_Start+0xaa>
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d104      	bne.n	80071e2 <HAL_TIM_PWM_Start+0xa2>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071e0:	e003      	b.n	80071ea <HAL_TIM_PWM_Start+0xaa>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2202      	movs	r2, #2
 80071e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2201      	movs	r2, #1
 80071f0:	6839      	ldr	r1, [r7, #0]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f852 	bl	800829c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a2d      	ldr	r2, [pc, #180]	; (80072b4 <HAL_TIM_PWM_Start+0x174>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d004      	beq.n	800720c <HAL_TIM_PWM_Start+0xcc>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a2c      	ldr	r2, [pc, #176]	; (80072b8 <HAL_TIM_PWM_Start+0x178>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d101      	bne.n	8007210 <HAL_TIM_PWM_Start+0xd0>
 800720c:	2301      	movs	r3, #1
 800720e:	e000      	b.n	8007212 <HAL_TIM_PWM_Start+0xd2>
 8007210:	2300      	movs	r3, #0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d007      	beq.n	8007226 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007224:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a22      	ldr	r2, [pc, #136]	; (80072b4 <HAL_TIM_PWM_Start+0x174>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d022      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007238:	d01d      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a1f      	ldr	r2, [pc, #124]	; (80072bc <HAL_TIM_PWM_Start+0x17c>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d018      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a1d      	ldr	r2, [pc, #116]	; (80072c0 <HAL_TIM_PWM_Start+0x180>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d013      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a1c      	ldr	r2, [pc, #112]	; (80072c4 <HAL_TIM_PWM_Start+0x184>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d00e      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a16      	ldr	r2, [pc, #88]	; (80072b8 <HAL_TIM_PWM_Start+0x178>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d009      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a18      	ldr	r2, [pc, #96]	; (80072c8 <HAL_TIM_PWM_Start+0x188>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d004      	beq.n	8007276 <HAL_TIM_PWM_Start+0x136>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a16      	ldr	r2, [pc, #88]	; (80072cc <HAL_TIM_PWM_Start+0x18c>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d111      	bne.n	800729a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0307 	and.w	r3, r3, #7
 8007280:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2b06      	cmp	r3, #6
 8007286:	d010      	beq.n	80072aa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f042 0201 	orr.w	r2, r2, #1
 8007296:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007298:	e007      	b.n	80072aa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f042 0201 	orr.w	r2, r2, #1
 80072a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	40010000 	.word	0x40010000
 80072b8:	40010400 	.word	0x40010400
 80072bc:	40000400 	.word	0x40000400
 80072c0:	40000800 	.word	0x40000800
 80072c4:	40000c00 	.word	0x40000c00
 80072c8:	40014000 	.word	0x40014000
 80072cc:	40001800 	.word	0x40001800

080072d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2200      	movs	r2, #0
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	4618      	mov	r0, r3
 80072e4:	f000 ffda 	bl	800829c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a2e      	ldr	r2, [pc, #184]	; (80073a8 <HAL_TIM_PWM_Stop+0xd8>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d004      	beq.n	80072fc <HAL_TIM_PWM_Stop+0x2c>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a2d      	ldr	r2, [pc, #180]	; (80073ac <HAL_TIM_PWM_Stop+0xdc>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d101      	bne.n	8007300 <HAL_TIM_PWM_Stop+0x30>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e000      	b.n	8007302 <HAL_TIM_PWM_Stop+0x32>
 8007300:	2300      	movs	r3, #0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d017      	beq.n	8007336 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6a1a      	ldr	r2, [r3, #32]
 800730c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007310:	4013      	ands	r3, r2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10f      	bne.n	8007336 <HAL_TIM_PWM_Stop+0x66>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	6a1a      	ldr	r2, [r3, #32]
 800731c:	f240 4344 	movw	r3, #1092	; 0x444
 8007320:	4013      	ands	r3, r2
 8007322:	2b00      	cmp	r3, #0
 8007324:	d107      	bne.n	8007336 <HAL_TIM_PWM_Stop+0x66>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007334:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	6a1a      	ldr	r2, [r3, #32]
 800733c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007340:	4013      	ands	r3, r2
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10f      	bne.n	8007366 <HAL_TIM_PWM_Stop+0x96>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	6a1a      	ldr	r2, [r3, #32]
 800734c:	f240 4344 	movw	r3, #1092	; 0x444
 8007350:	4013      	ands	r3, r2
 8007352:	2b00      	cmp	r3, #0
 8007354:	d107      	bne.n	8007366 <HAL_TIM_PWM_Stop+0x96>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f022 0201 	bic.w	r2, r2, #1
 8007364:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d104      	bne.n	8007376 <HAL_TIM_PWM_Stop+0xa6>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007374:	e013      	b.n	800739e <HAL_TIM_PWM_Stop+0xce>
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	2b04      	cmp	r3, #4
 800737a:	d104      	bne.n	8007386 <HAL_TIM_PWM_Stop+0xb6>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007384:	e00b      	b.n	800739e <HAL_TIM_PWM_Stop+0xce>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	2b08      	cmp	r3, #8
 800738a:	d104      	bne.n	8007396 <HAL_TIM_PWM_Stop+0xc6>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007394:	e003      	b.n	800739e <HAL_TIM_PWM_Stop+0xce>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3708      	adds	r7, #8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40010000 	.word	0x40010000
 80073ac:	40010400 	.word	0x40010400

080073b0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d101      	bne.n	80073c2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e041      	b.n	8007446 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d106      	bne.n	80073dc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7fc fe66 	bl	80040a8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2202      	movs	r2, #2
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3304      	adds	r3, #4
 80073ec:	4619      	mov	r1, r3
 80073ee:	4610      	mov	r0, r2
 80073f0:	f000 fbda 	bl	8007ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3708      	adds	r7, #8
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
	...

08007450 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800745a:	2300      	movs	r3, #0
 800745c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d104      	bne.n	800746e <HAL_TIM_IC_Start_IT+0x1e>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800746a:	b2db      	uxtb	r3, r3
 800746c:	e013      	b.n	8007496 <HAL_TIM_IC_Start_IT+0x46>
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b04      	cmp	r3, #4
 8007472:	d104      	bne.n	800747e <HAL_TIM_IC_Start_IT+0x2e>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800747a:	b2db      	uxtb	r3, r3
 800747c:	e00b      	b.n	8007496 <HAL_TIM_IC_Start_IT+0x46>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b08      	cmp	r3, #8
 8007482:	d104      	bne.n	800748e <HAL_TIM_IC_Start_IT+0x3e>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800748a:	b2db      	uxtb	r3, r3
 800748c:	e003      	b.n	8007496 <HAL_TIM_IC_Start_IT+0x46>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007494:	b2db      	uxtb	r3, r3
 8007496:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d104      	bne.n	80074a8 <HAL_TIM_IC_Start_IT+0x58>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	e013      	b.n	80074d0 <HAL_TIM_IC_Start_IT+0x80>
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	d104      	bne.n	80074b8 <HAL_TIM_IC_Start_IT+0x68>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	e00b      	b.n	80074d0 <HAL_TIM_IC_Start_IT+0x80>
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	2b08      	cmp	r3, #8
 80074bc:	d104      	bne.n	80074c8 <HAL_TIM_IC_Start_IT+0x78>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	e003      	b.n	80074d0 <HAL_TIM_IC_Start_IT+0x80>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80074d2:	7bbb      	ldrb	r3, [r7, #14]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d102      	bne.n	80074de <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80074d8:	7b7b      	ldrb	r3, [r7, #13]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d001      	beq.n	80074e2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e0cc      	b.n	800767c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d104      	bne.n	80074f2 <HAL_TIM_IC_Start_IT+0xa2>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074f0:	e013      	b.n	800751a <HAL_TIM_IC_Start_IT+0xca>
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	2b04      	cmp	r3, #4
 80074f6:	d104      	bne.n	8007502 <HAL_TIM_IC_Start_IT+0xb2>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2202      	movs	r2, #2
 80074fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007500:	e00b      	b.n	800751a <HAL_TIM_IC_Start_IT+0xca>
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2b08      	cmp	r3, #8
 8007506:	d104      	bne.n	8007512 <HAL_TIM_IC_Start_IT+0xc2>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2202      	movs	r2, #2
 800750c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007510:	e003      	b.n	800751a <HAL_TIM_IC_Start_IT+0xca>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2202      	movs	r2, #2
 8007516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d104      	bne.n	800752a <HAL_TIM_IC_Start_IT+0xda>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2202      	movs	r2, #2
 8007524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007528:	e013      	b.n	8007552 <HAL_TIM_IC_Start_IT+0x102>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	2b04      	cmp	r3, #4
 800752e:	d104      	bne.n	800753a <HAL_TIM_IC_Start_IT+0xea>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2202      	movs	r2, #2
 8007534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007538:	e00b      	b.n	8007552 <HAL_TIM_IC_Start_IT+0x102>
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	2b08      	cmp	r3, #8
 800753e:	d104      	bne.n	800754a <HAL_TIM_IC_Start_IT+0xfa>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2202      	movs	r2, #2
 8007544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007548:	e003      	b.n	8007552 <HAL_TIM_IC_Start_IT+0x102>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2202      	movs	r2, #2
 800754e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	2b0c      	cmp	r3, #12
 8007556:	d841      	bhi.n	80075dc <HAL_TIM_IC_Start_IT+0x18c>
 8007558:	a201      	add	r2, pc, #4	; (adr r2, 8007560 <HAL_TIM_IC_Start_IT+0x110>)
 800755a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800755e:	bf00      	nop
 8007560:	08007595 	.word	0x08007595
 8007564:	080075dd 	.word	0x080075dd
 8007568:	080075dd 	.word	0x080075dd
 800756c:	080075dd 	.word	0x080075dd
 8007570:	080075a7 	.word	0x080075a7
 8007574:	080075dd 	.word	0x080075dd
 8007578:	080075dd 	.word	0x080075dd
 800757c:	080075dd 	.word	0x080075dd
 8007580:	080075b9 	.word	0x080075b9
 8007584:	080075dd 	.word	0x080075dd
 8007588:	080075dd 	.word	0x080075dd
 800758c:	080075dd 	.word	0x080075dd
 8007590:	080075cb 	.word	0x080075cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68da      	ldr	r2, [r3, #12]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f042 0202 	orr.w	r2, r2, #2
 80075a2:	60da      	str	r2, [r3, #12]
      break;
 80075a4:	e01d      	b.n	80075e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68da      	ldr	r2, [r3, #12]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f042 0204 	orr.w	r2, r2, #4
 80075b4:	60da      	str	r2, [r3, #12]
      break;
 80075b6:	e014      	b.n	80075e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68da      	ldr	r2, [r3, #12]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f042 0208 	orr.w	r2, r2, #8
 80075c6:	60da      	str	r2, [r3, #12]
      break;
 80075c8:	e00b      	b.n	80075e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68da      	ldr	r2, [r3, #12]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f042 0210 	orr.w	r2, r2, #16
 80075d8:	60da      	str	r2, [r3, #12]
      break;
 80075da:	e002      	b.n	80075e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	73fb      	strb	r3, [r7, #15]
      break;
 80075e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80075e2:	7bfb      	ldrb	r3, [r7, #15]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d148      	bne.n	800767a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2201      	movs	r2, #1
 80075ee:	6839      	ldr	r1, [r7, #0]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 fe53 	bl	800829c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a22      	ldr	r2, [pc, #136]	; (8007684 <HAL_TIM_IC_Start_IT+0x234>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d022      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007608:	d01d      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a1e      	ldr	r2, [pc, #120]	; (8007688 <HAL_TIM_IC_Start_IT+0x238>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d018      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1c      	ldr	r2, [pc, #112]	; (800768c <HAL_TIM_IC_Start_IT+0x23c>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d013      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a1b      	ldr	r2, [pc, #108]	; (8007690 <HAL_TIM_IC_Start_IT+0x240>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d00e      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a19      	ldr	r2, [pc, #100]	; (8007694 <HAL_TIM_IC_Start_IT+0x244>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d009      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a18      	ldr	r2, [pc, #96]	; (8007698 <HAL_TIM_IC_Start_IT+0x248>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d004      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x1f6>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a16      	ldr	r2, [pc, #88]	; (800769c <HAL_TIM_IC_Start_IT+0x24c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d111      	bne.n	800766a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 0307 	and.w	r3, r3, #7
 8007650:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b06      	cmp	r3, #6
 8007656:	d010      	beq.n	800767a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f042 0201 	orr.w	r2, r2, #1
 8007666:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007668:	e007      	b.n	800767a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f042 0201 	orr.w	r2, r2, #1
 8007678:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800767a:	7bfb      	ldrb	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	40010000 	.word	0x40010000
 8007688:	40000400 	.word	0x40000400
 800768c:	40000800 	.word	0x40000800
 8007690:	40000c00 	.word	0x40000c00
 8007694:	40010400 	.word	0x40010400
 8007698:	40014000 	.word	0x40014000
 800769c:	40001800 	.word	0x40001800

080076a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	f003 0302 	and.w	r3, r3, #2
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d122      	bne.n	80076fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	f003 0302 	and.w	r3, r3, #2
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d11b      	bne.n	80076fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f06f 0202 	mvn.w	r2, #2
 80076cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	f003 0303 	and.w	r3, r3, #3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7f9 fdd8 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 80076e8:	e005      	b.n	80076f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fa3e 	bl	8007b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f000 fa45 	bl	8007b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	f003 0304 	and.w	r3, r3, #4
 8007706:	2b04      	cmp	r3, #4
 8007708:	d122      	bne.n	8007750 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f003 0304 	and.w	r3, r3, #4
 8007714:	2b04      	cmp	r3, #4
 8007716:	d11b      	bne.n	8007750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f06f 0204 	mvn.w	r2, #4
 8007720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2202      	movs	r2, #2
 8007726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007732:	2b00      	cmp	r3, #0
 8007734:	d003      	beq.n	800773e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7f9 fdae 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 800773c:	e005      	b.n	800774a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fa14 	bl	8007b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 fa1b 	bl	8007b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	f003 0308 	and.w	r3, r3, #8
 800775a:	2b08      	cmp	r3, #8
 800775c:	d122      	bne.n	80077a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	68db      	ldr	r3, [r3, #12]
 8007764:	f003 0308 	and.w	r3, r3, #8
 8007768:	2b08      	cmp	r3, #8
 800776a:	d11b      	bne.n	80077a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f06f 0208 	mvn.w	r2, #8
 8007774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2204      	movs	r2, #4
 800777a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	f003 0303 	and.w	r3, r3, #3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f7f9 fd84 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 8007790:	e005      	b.n	800779e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f9ea 	bl	8007b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 f9f1 	bl	8007b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	f003 0310 	and.w	r3, r3, #16
 80077ae:	2b10      	cmp	r3, #16
 80077b0:	d122      	bne.n	80077f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	f003 0310 	and.w	r3, r3, #16
 80077bc:	2b10      	cmp	r3, #16
 80077be:	d11b      	bne.n	80077f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f06f 0210 	mvn.w	r2, #16
 80077c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2208      	movs	r2, #8
 80077ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	69db      	ldr	r3, [r3, #28]
 80077d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d003      	beq.n	80077e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7f9 fd5a 	bl	8001298 <HAL_TIM_IC_CaptureCallback>
 80077e4:	e005      	b.n	80077f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f9c0 	bl	8007b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 f9c7 	bl	8007b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	f003 0301 	and.w	r3, r3, #1
 8007802:	2b01      	cmp	r3, #1
 8007804:	d10e      	bne.n	8007824 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	f003 0301 	and.w	r3, r3, #1
 8007810:	2b01      	cmp	r3, #1
 8007812:	d107      	bne.n	8007824 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f06f 0201 	mvn.w	r2, #1
 800781c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7fc fb64 	bl	8003eec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800782e:	2b80      	cmp	r3, #128	; 0x80
 8007830:	d10e      	bne.n	8007850 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800783c:	2b80      	cmp	r3, #128	; 0x80
 800783e:	d107      	bne.n	8007850 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fdd2 	bl	80083f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800785a:	2b40      	cmp	r3, #64	; 0x40
 800785c:	d10e      	bne.n	800787c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007868:	2b40      	cmp	r3, #64	; 0x40
 800786a:	d107      	bne.n	800787c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f98c 	bl	8007b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	f003 0320 	and.w	r3, r3, #32
 8007886:	2b20      	cmp	r3, #32
 8007888:	d10e      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	f003 0320 	and.w	r3, r3, #32
 8007894:	2b20      	cmp	r3, #32
 8007896:	d107      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f06f 0220 	mvn.w	r2, #32
 80078a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fd9c 	bl	80083e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078a8:	bf00      	nop
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b086      	sub	sp, #24
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078bc:	2300      	movs	r3, #0
 80078be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d101      	bne.n	80078ce <HAL_TIM_IC_ConfigChannel+0x1e>
 80078ca:	2302      	movs	r3, #2
 80078cc:	e088      	b.n	80079e0 <HAL_TIM_IC_ConfigChannel+0x130>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d11b      	bne.n	8007914 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	6819      	ldr	r1, [r3, #0]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	685a      	ldr	r2, [r3, #4]
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	f000 fbac 	bl	8008048 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	699a      	ldr	r2, [r3, #24]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 020c 	bic.w	r2, r2, #12
 80078fe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	6999      	ldr	r1, [r3, #24]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	689a      	ldr	r2, [r3, #8]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	619a      	str	r2, [r3, #24]
 8007912:	e060      	b.n	80079d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2b04      	cmp	r3, #4
 8007918:	d11c      	bne.n	8007954 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6818      	ldr	r0, [r3, #0]
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	6819      	ldr	r1, [r3, #0]
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	685a      	ldr	r2, [r3, #4]
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	f000 fc01 	bl	8008130 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	699a      	ldr	r2, [r3, #24]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800793c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6999      	ldr	r1, [r3, #24]
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	021a      	lsls	r2, r3, #8
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	619a      	str	r2, [r3, #24]
 8007952:	e040      	b.n	80079d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b08      	cmp	r3, #8
 8007958:	d11b      	bne.n	8007992 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6818      	ldr	r0, [r3, #0]
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	6819      	ldr	r1, [r3, #0]
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	685a      	ldr	r2, [r3, #4]
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	f000 fc1e 	bl	80081aa <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	69da      	ldr	r2, [r3, #28]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f022 020c 	bic.w	r2, r2, #12
 800797c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	69d9      	ldr	r1, [r3, #28]
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	689a      	ldr	r2, [r3, #8]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	430a      	orrs	r2, r1
 800798e:	61da      	str	r2, [r3, #28]
 8007990:	e021      	b.n	80079d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2b0c      	cmp	r3, #12
 8007996:	d11c      	bne.n	80079d2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6818      	ldr	r0, [r3, #0]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	6819      	ldr	r1, [r3, #0]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	f000 fc3b 	bl	8008222 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	69da      	ldr	r2, [r3, #28]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80079ba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	69d9      	ldr	r1, [r3, #28]
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	021a      	lsls	r2, r3, #8
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	61da      	str	r2, [r3, #28]
 80079d0:	e001      	b.n	80079d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80079de:	7dfb      	ldrb	r3, [r7, #23]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b086      	sub	sp, #24
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079f4:	2300      	movs	r3, #0
 80079f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d101      	bne.n	8007a06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a02:	2302      	movs	r3, #2
 8007a04:	e0ae      	b.n	8007b64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b0c      	cmp	r3, #12
 8007a12:	f200 809f 	bhi.w	8007b54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007a16:	a201      	add	r2, pc, #4	; (adr r2, 8007a1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a1c:	08007a51 	.word	0x08007a51
 8007a20:	08007b55 	.word	0x08007b55
 8007a24:	08007b55 	.word	0x08007b55
 8007a28:	08007b55 	.word	0x08007b55
 8007a2c:	08007a91 	.word	0x08007a91
 8007a30:	08007b55 	.word	0x08007b55
 8007a34:	08007b55 	.word	0x08007b55
 8007a38:	08007b55 	.word	0x08007b55
 8007a3c:	08007ad3 	.word	0x08007ad3
 8007a40:	08007b55 	.word	0x08007b55
 8007a44:	08007b55 	.word	0x08007b55
 8007a48:	08007b55 	.word	0x08007b55
 8007a4c:	08007b13 	.word	0x08007b13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68b9      	ldr	r1, [r7, #8]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f000 f946 	bl	8007ce8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	699a      	ldr	r2, [r3, #24]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f042 0208 	orr.w	r2, r2, #8
 8007a6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	699a      	ldr	r2, [r3, #24]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 0204 	bic.w	r2, r2, #4
 8007a7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6999      	ldr	r1, [r3, #24]
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	691a      	ldr	r2, [r3, #16]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	430a      	orrs	r2, r1
 8007a8c:	619a      	str	r2, [r3, #24]
      break;
 8007a8e:	e064      	b.n	8007b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68b9      	ldr	r1, [r7, #8]
 8007a96:	4618      	mov	r0, r3
 8007a98:	f000 f996 	bl	8007dc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	699a      	ldr	r2, [r3, #24]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	699a      	ldr	r2, [r3, #24]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	6999      	ldr	r1, [r3, #24]
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	021a      	lsls	r2, r3, #8
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	619a      	str	r2, [r3, #24]
      break;
 8007ad0:	e043      	b.n	8007b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68b9      	ldr	r1, [r7, #8]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f000 f9eb 	bl	8007eb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	69da      	ldr	r2, [r3, #28]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f042 0208 	orr.w	r2, r2, #8
 8007aec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	69da      	ldr	r2, [r3, #28]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f022 0204 	bic.w	r2, r2, #4
 8007afc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	69d9      	ldr	r1, [r3, #28]
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	691a      	ldr	r2, [r3, #16]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	430a      	orrs	r2, r1
 8007b0e:	61da      	str	r2, [r3, #28]
      break;
 8007b10:	e023      	b.n	8007b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	68b9      	ldr	r1, [r7, #8]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f000 fa3f 	bl	8007f9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69da      	ldr	r2, [r3, #28]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	69da      	ldr	r2, [r3, #28]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	69d9      	ldr	r1, [r3, #28]
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	691b      	ldr	r3, [r3, #16]
 8007b48:	021a      	lsls	r2, r3, #8
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	430a      	orrs	r2, r1
 8007b50:	61da      	str	r2, [r3, #28]
      break;
 8007b52:	e002      	b.n	8007b5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	75fb      	strb	r3, [r7, #23]
      break;
 8007b58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3718      	adds	r7, #24
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a40      	ldr	r2, [pc, #256]	; (8007cbc <TIM_Base_SetConfig+0x114>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d013      	beq.n	8007be8 <TIM_Base_SetConfig+0x40>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc6:	d00f      	beq.n	8007be8 <TIM_Base_SetConfig+0x40>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a3d      	ldr	r2, [pc, #244]	; (8007cc0 <TIM_Base_SetConfig+0x118>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d00b      	beq.n	8007be8 <TIM_Base_SetConfig+0x40>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a3c      	ldr	r2, [pc, #240]	; (8007cc4 <TIM_Base_SetConfig+0x11c>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d007      	beq.n	8007be8 <TIM_Base_SetConfig+0x40>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a3b      	ldr	r2, [pc, #236]	; (8007cc8 <TIM_Base_SetConfig+0x120>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d003      	beq.n	8007be8 <TIM_Base_SetConfig+0x40>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a3a      	ldr	r2, [pc, #232]	; (8007ccc <TIM_Base_SetConfig+0x124>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d108      	bne.n	8007bfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a2f      	ldr	r2, [pc, #188]	; (8007cbc <TIM_Base_SetConfig+0x114>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d02b      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c08:	d027      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a2c      	ldr	r2, [pc, #176]	; (8007cc0 <TIM_Base_SetConfig+0x118>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d023      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a2b      	ldr	r2, [pc, #172]	; (8007cc4 <TIM_Base_SetConfig+0x11c>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d01f      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4a2a      	ldr	r2, [pc, #168]	; (8007cc8 <TIM_Base_SetConfig+0x120>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d01b      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a29      	ldr	r2, [pc, #164]	; (8007ccc <TIM_Base_SetConfig+0x124>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d017      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a28      	ldr	r2, [pc, #160]	; (8007cd0 <TIM_Base_SetConfig+0x128>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d013      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a27      	ldr	r2, [pc, #156]	; (8007cd4 <TIM_Base_SetConfig+0x12c>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d00f      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a26      	ldr	r2, [pc, #152]	; (8007cd8 <TIM_Base_SetConfig+0x130>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d00b      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a25      	ldr	r2, [pc, #148]	; (8007cdc <TIM_Base_SetConfig+0x134>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d007      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a24      	ldr	r2, [pc, #144]	; (8007ce0 <TIM_Base_SetConfig+0x138>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d003      	beq.n	8007c5a <TIM_Base_SetConfig+0xb2>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a23      	ldr	r2, [pc, #140]	; (8007ce4 <TIM_Base_SetConfig+0x13c>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d108      	bne.n	8007c6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	695b      	ldr	r3, [r3, #20]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	689a      	ldr	r2, [r3, #8]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4a0a      	ldr	r2, [pc, #40]	; (8007cbc <TIM_Base_SetConfig+0x114>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d003      	beq.n	8007ca0 <TIM_Base_SetConfig+0xf8>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a0c      	ldr	r2, [pc, #48]	; (8007ccc <TIM_Base_SetConfig+0x124>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d103      	bne.n	8007ca8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	691a      	ldr	r2, [r3, #16]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	615a      	str	r2, [r3, #20]
}
 8007cae:	bf00      	nop
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	40010000 	.word	0x40010000
 8007cc0:	40000400 	.word	0x40000400
 8007cc4:	40000800 	.word	0x40000800
 8007cc8:	40000c00 	.word	0x40000c00
 8007ccc:	40010400 	.word	0x40010400
 8007cd0:	40014000 	.word	0x40014000
 8007cd4:	40014400 	.word	0x40014400
 8007cd8:	40014800 	.word	0x40014800
 8007cdc:	40001800 	.word	0x40001800
 8007ce0:	40001c00 	.word	0x40001c00
 8007ce4:	40002000 	.word	0x40002000

08007ce8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a1b      	ldr	r3, [r3, #32]
 8007cf6:	f023 0201 	bic.w	r2, r3, #1
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f023 0303 	bic.w	r3, r3, #3
 8007d1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	f023 0302 	bic.w	r3, r3, #2
 8007d30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	697a      	ldr	r2, [r7, #20]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a20      	ldr	r2, [pc, #128]	; (8007dc0 <TIM_OC1_SetConfig+0xd8>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d003      	beq.n	8007d4c <TIM_OC1_SetConfig+0x64>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a1f      	ldr	r2, [pc, #124]	; (8007dc4 <TIM_OC1_SetConfig+0xdc>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d10c      	bne.n	8007d66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	f023 0308 	bic.w	r3, r3, #8
 8007d52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f023 0304 	bic.w	r3, r3, #4
 8007d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4a15      	ldr	r2, [pc, #84]	; (8007dc0 <TIM_OC1_SetConfig+0xd8>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d003      	beq.n	8007d76 <TIM_OC1_SetConfig+0x8e>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	4a14      	ldr	r2, [pc, #80]	; (8007dc4 <TIM_OC1_SetConfig+0xdc>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d111      	bne.n	8007d9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	695b      	ldr	r3, [r3, #20]
 8007d8a:	693a      	ldr	r2, [r7, #16]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	699b      	ldr	r3, [r3, #24]
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	693a      	ldr	r2, [r7, #16]
 8007d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	685a      	ldr	r2, [r3, #4]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	621a      	str	r2, [r3, #32]
}
 8007db4:	bf00      	nop
 8007db6:	371c      	adds	r7, #28
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr
 8007dc0:	40010000 	.word	0x40010000
 8007dc4:	40010400 	.word	0x40010400

08007dc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	f023 0210 	bic.w	r2, r3, #16
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a1b      	ldr	r3, [r3, #32]
 8007de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	021b      	lsls	r3, r3, #8
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f023 0320 	bic.w	r3, r3, #32
 8007e12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	011b      	lsls	r3, r3, #4
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a22      	ldr	r2, [pc, #136]	; (8007eac <TIM_OC2_SetConfig+0xe4>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d003      	beq.n	8007e30 <TIM_OC2_SetConfig+0x68>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4a21      	ldr	r2, [pc, #132]	; (8007eb0 <TIM_OC2_SetConfig+0xe8>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d10d      	bne.n	8007e4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	011b      	lsls	r3, r3, #4
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a17      	ldr	r2, [pc, #92]	; (8007eac <TIM_OC2_SetConfig+0xe4>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d003      	beq.n	8007e5c <TIM_OC2_SetConfig+0x94>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a16      	ldr	r2, [pc, #88]	; (8007eb0 <TIM_OC2_SetConfig+0xe8>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d113      	bne.n	8007e84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	693a      	ldr	r2, [r7, #16]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	685a      	ldr	r2, [r3, #4]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	621a      	str	r2, [r3, #32]
}
 8007e9e:	bf00      	nop
 8007ea0:	371c      	adds	r7, #28
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	40010000 	.word	0x40010000
 8007eb0:	40010400 	.word	0x40010400

08007eb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b087      	sub	sp, #28
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	69db      	ldr	r3, [r3, #28]
 8007eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f023 0303 	bic.w	r3, r3, #3
 8007eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007efc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	021b      	lsls	r3, r3, #8
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a21      	ldr	r2, [pc, #132]	; (8007f94 <TIM_OC3_SetConfig+0xe0>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d003      	beq.n	8007f1a <TIM_OC3_SetConfig+0x66>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a20      	ldr	r2, [pc, #128]	; (8007f98 <TIM_OC3_SetConfig+0xe4>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d10d      	bne.n	8007f36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	68db      	ldr	r3, [r3, #12]
 8007f26:	021b      	lsls	r3, r3, #8
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a16      	ldr	r2, [pc, #88]	; (8007f94 <TIM_OC3_SetConfig+0xe0>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d003      	beq.n	8007f46 <TIM_OC3_SetConfig+0x92>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a15      	ldr	r2, [pc, #84]	; (8007f98 <TIM_OC3_SetConfig+0xe4>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d113      	bne.n	8007f6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	695b      	ldr	r3, [r3, #20]
 8007f5a:	011b      	lsls	r3, r3, #4
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	685a      	ldr	r2, [r3, #4]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	621a      	str	r2, [r3, #32]
}
 8007f88:	bf00      	nop
 8007f8a:	371c      	adds	r7, #28
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr
 8007f94:	40010000 	.word	0x40010000
 8007f98:	40010400 	.word	0x40010400

08007f9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b087      	sub	sp, #28
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	69db      	ldr	r3, [r3, #28]
 8007fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	021b      	lsls	r3, r3, #8
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fe6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	031b      	lsls	r3, r3, #12
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a12      	ldr	r2, [pc, #72]	; (8008040 <TIM_OC4_SetConfig+0xa4>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d003      	beq.n	8008004 <TIM_OC4_SetConfig+0x68>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a11      	ldr	r2, [pc, #68]	; (8008044 <TIM_OC4_SetConfig+0xa8>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d109      	bne.n	8008018 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800800a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	695b      	ldr	r3, [r3, #20]
 8008010:	019b      	lsls	r3, r3, #6
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	697a      	ldr	r2, [r7, #20]
 800801c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	68fa      	ldr	r2, [r7, #12]
 8008022:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	685a      	ldr	r2, [r3, #4]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	693a      	ldr	r2, [r7, #16]
 8008030:	621a      	str	r2, [r3, #32]
}
 8008032:	bf00      	nop
 8008034:	371c      	adds	r7, #28
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	40010000 	.word	0x40010000
 8008044:	40010400 	.word	0x40010400

08008048 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008048:	b480      	push	{r7}
 800804a:	b087      	sub	sp, #28
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	607a      	str	r2, [r7, #4]
 8008054:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6a1b      	ldr	r3, [r3, #32]
 800805a:	f023 0201 	bic.w	r2, r3, #1
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6a1b      	ldr	r3, [r3, #32]
 800806c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	4a28      	ldr	r2, [pc, #160]	; (8008114 <TIM_TI1_SetConfig+0xcc>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d01b      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800807c:	d017      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	4a25      	ldr	r2, [pc, #148]	; (8008118 <TIM_TI1_SetConfig+0xd0>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d013      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	4a24      	ldr	r2, [pc, #144]	; (800811c <TIM_TI1_SetConfig+0xd4>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d00f      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4a23      	ldr	r2, [pc, #140]	; (8008120 <TIM_TI1_SetConfig+0xd8>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d00b      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	4a22      	ldr	r2, [pc, #136]	; (8008124 <TIM_TI1_SetConfig+0xdc>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d007      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	4a21      	ldr	r2, [pc, #132]	; (8008128 <TIM_TI1_SetConfig+0xe0>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d003      	beq.n	80080ae <TIM_TI1_SetConfig+0x66>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	4a20      	ldr	r2, [pc, #128]	; (800812c <TIM_TI1_SetConfig+0xe4>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d101      	bne.n	80080b2 <TIM_TI1_SetConfig+0x6a>
 80080ae:	2301      	movs	r3, #1
 80080b0:	e000      	b.n	80080b4 <TIM_TI1_SetConfig+0x6c>
 80080b2:	2300      	movs	r3, #0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d008      	beq.n	80080ca <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	f023 0303 	bic.w	r3, r3, #3
 80080be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80080c0:	697a      	ldr	r2, [r7, #20]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	617b      	str	r3, [r7, #20]
 80080c8:	e003      	b.n	80080d2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	f043 0301 	orr.w	r3, r3, #1
 80080d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	697a      	ldr	r2, [r7, #20]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	f023 030a 	bic.w	r3, r3, #10
 80080ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	f003 030a 	and.w	r3, r3, #10
 80080f4:	693a      	ldr	r2, [r7, #16]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	697a      	ldr	r2, [r7, #20]
 80080fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	621a      	str	r2, [r3, #32]
}
 8008106:	bf00      	nop
 8008108:	371c      	adds	r7, #28
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	40010000 	.word	0x40010000
 8008118:	40000400 	.word	0x40000400
 800811c:	40000800 	.word	0x40000800
 8008120:	40000c00 	.word	0x40000c00
 8008124:	40010400 	.word	0x40010400
 8008128:	40014000 	.word	0x40014000
 800812c:	40001800 	.word	0x40001800

08008130 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008130:	b480      	push	{r7}
 8008132:	b087      	sub	sp, #28
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
 800813c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6a1b      	ldr	r3, [r3, #32]
 8008142:	f023 0210 	bic.w	r2, r3, #16
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	699b      	ldr	r3, [r3, #24]
 800814e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6a1b      	ldr	r3, [r3, #32]
 8008154:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800815c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	021b      	lsls	r3, r3, #8
 8008162:	697a      	ldr	r2, [r7, #20]
 8008164:	4313      	orrs	r3, r2
 8008166:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800816e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	031b      	lsls	r3, r3, #12
 8008174:	b29b      	uxth	r3, r3
 8008176:	697a      	ldr	r2, [r7, #20]
 8008178:	4313      	orrs	r3, r2
 800817a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008182:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	011b      	lsls	r3, r3, #4
 8008188:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800818c:	693a      	ldr	r2, [r7, #16]
 800818e:	4313      	orrs	r3, r2
 8008190:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	697a      	ldr	r2, [r7, #20]
 8008196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	693a      	ldr	r2, [r7, #16]
 800819c:	621a      	str	r2, [r3, #32]
}
 800819e:	bf00      	nop
 80081a0:	371c      	adds	r7, #28
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081aa:	b480      	push	{r7}
 80081ac:	b087      	sub	sp, #28
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	60f8      	str	r0, [r7, #12]
 80081b2:	60b9      	str	r1, [r7, #8]
 80081b4:	607a      	str	r2, [r7, #4]
 80081b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	69db      	ldr	r3, [r3, #28]
 80081c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f023 0303 	bic.w	r3, r3, #3
 80081d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80081d8:	697a      	ldr	r2, [r7, #20]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4313      	orrs	r3, r2
 80081de:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80081e6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	011b      	lsls	r3, r3, #4
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	697a      	ldr	r2, [r7, #20]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80081fa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	021b      	lsls	r3, r3, #8
 8008200:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008204:	693a      	ldr	r2, [r7, #16]
 8008206:	4313      	orrs	r3, r2
 8008208:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	697a      	ldr	r2, [r7, #20]
 800820e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	693a      	ldr	r2, [r7, #16]
 8008214:	621a      	str	r2, [r3, #32]
}
 8008216:	bf00      	nop
 8008218:	371c      	adds	r7, #28
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr

08008222 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008222:	b480      	push	{r7}
 8008224:	b087      	sub	sp, #28
 8008226:	af00      	add	r7, sp, #0
 8008228:	60f8      	str	r0, [r7, #12]
 800822a:	60b9      	str	r1, [r7, #8]
 800822c:	607a      	str	r2, [r7, #4]
 800822e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	69db      	ldr	r3, [r3, #28]
 8008240:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800824e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	021b      	lsls	r3, r3, #8
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	4313      	orrs	r3, r2
 8008258:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008260:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	031b      	lsls	r3, r3, #12
 8008266:	b29b      	uxth	r3, r3
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008274:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	031b      	lsls	r3, r3, #12
 800827a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	4313      	orrs	r3, r2
 8008282:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	697a      	ldr	r2, [r7, #20]
 8008288:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	693a      	ldr	r2, [r7, #16]
 800828e:	621a      	str	r2, [r3, #32]
}
 8008290:	bf00      	nop
 8008292:	371c      	adds	r7, #28
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800829c:	b480      	push	{r7}
 800829e:	b087      	sub	sp, #28
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f003 031f 	and.w	r3, r3, #31
 80082ae:	2201      	movs	r2, #1
 80082b0:	fa02 f303 	lsl.w	r3, r2, r3
 80082b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6a1a      	ldr	r2, [r3, #32]
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	43db      	mvns	r3, r3
 80082be:	401a      	ands	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6a1a      	ldr	r2, [r3, #32]
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	f003 031f 	and.w	r3, r3, #31
 80082ce:	6879      	ldr	r1, [r7, #4]
 80082d0:	fa01 f303 	lsl.w	r3, r1, r3
 80082d4:	431a      	orrs	r2, r3
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	621a      	str	r2, [r3, #32]
}
 80082da:	bf00      	nop
 80082dc:	371c      	adds	r7, #28
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr
	...

080082e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d101      	bne.n	8008300 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082fc:	2302      	movs	r3, #2
 80082fe:	e05a      	b.n	80083b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2202      	movs	r2, #2
 800830c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008326:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68fa      	ldr	r2, [r7, #12]
 800832e:	4313      	orrs	r3, r2
 8008330:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68fa      	ldr	r2, [r7, #12]
 8008338:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a21      	ldr	r2, [pc, #132]	; (80083c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d022      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800834c:	d01d      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a1d      	ldr	r2, [pc, #116]	; (80083c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d018      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a1b      	ldr	r2, [pc, #108]	; (80083cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d013      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a1a      	ldr	r2, [pc, #104]	; (80083d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d00e      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a18      	ldr	r2, [pc, #96]	; (80083d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d009      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a17      	ldr	r2, [pc, #92]	; (80083d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d004      	beq.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a15      	ldr	r2, [pc, #84]	; (80083dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d10c      	bne.n	80083a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008390:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	68ba      	ldr	r2, [r7, #8]
 8008398:	4313      	orrs	r3, r2
 800839a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68ba      	ldr	r2, [r7, #8]
 80083a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	40010000 	.word	0x40010000
 80083c8:	40000400 	.word	0x40000400
 80083cc:	40000800 	.word	0x40000800
 80083d0:	40000c00 	.word	0x40000c00
 80083d4:	40010400 	.word	0x40010400
 80083d8:	40014000 	.word	0x40014000
 80083dc:	40001800 	.word	0x40001800

080083e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d101      	bne.n	800841a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e03f      	b.n	800849a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008420:	b2db      	uxtb	r3, r3
 8008422:	2b00      	cmp	r3, #0
 8008424:	d106      	bne.n	8008434 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f7fb ff78 	bl	8004324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2224      	movs	r2, #36	; 0x24
 8008438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68da      	ldr	r2, [r3, #12]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800844a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fddf 	bl	8009010 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	691a      	ldr	r2, [r3, #16]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008460:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	695a      	ldr	r2, [r3, #20]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008470:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008480:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2220      	movs	r2, #32
 800848c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2220      	movs	r2, #32
 8008494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3708      	adds	r7, #8
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b08a      	sub	sp, #40	; 0x28
 80084a6:	af02      	add	r7, sp, #8
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	603b      	str	r3, [r7, #0]
 80084ae:	4613      	mov	r3, r2
 80084b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b20      	cmp	r3, #32
 80084c0:	d17c      	bne.n	80085bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <HAL_UART_Transmit+0x2c>
 80084c8:	88fb      	ldrh	r3, [r7, #6]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e075      	b.n	80085be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_UART_Transmit+0x3e>
 80084dc:	2302      	movs	r3, #2
 80084de:	e06e      	b.n	80085be <HAL_UART_Transmit+0x11c>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2221      	movs	r2, #33	; 0x21
 80084f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084f6:	f7fc fa29 	bl	800494c <HAL_GetTick>
 80084fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	88fa      	ldrh	r2, [r7, #6]
 8008500:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	88fa      	ldrh	r2, [r7, #6]
 8008506:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008510:	d108      	bne.n	8008524 <HAL_UART_Transmit+0x82>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	691b      	ldr	r3, [r3, #16]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d104      	bne.n	8008524 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800851a:	2300      	movs	r3, #0
 800851c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	61bb      	str	r3, [r7, #24]
 8008522:	e003      	b.n	800852c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008528:	2300      	movs	r3, #0
 800852a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008534:	e02a      	b.n	800858c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	9300      	str	r3, [sp, #0]
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2200      	movs	r2, #0
 800853e:	2180      	movs	r1, #128	; 0x80
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f000 fb1f 	bl	8008b84 <UART_WaitOnFlagUntilTimeout>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d001      	beq.n	8008550 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800854c:	2303      	movs	r3, #3
 800854e:	e036      	b.n	80085be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10b      	bne.n	800856e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	461a      	mov	r2, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008564:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	3302      	adds	r3, #2
 800856a:	61bb      	str	r3, [r7, #24]
 800856c:	e007      	b.n	800857e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	781a      	ldrb	r2, [r3, #0]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	3301      	adds	r3, #1
 800857c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008582:	b29b      	uxth	r3, r3
 8008584:	3b01      	subs	r3, #1
 8008586:	b29a      	uxth	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008590:	b29b      	uxth	r3, r3
 8008592:	2b00      	cmp	r3, #0
 8008594:	d1cf      	bne.n	8008536 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	9300      	str	r3, [sp, #0]
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	2200      	movs	r2, #0
 800859e:	2140      	movs	r1, #64	; 0x40
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 faef 	bl	8008b84 <UART_WaitOnFlagUntilTimeout>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d001      	beq.n	80085b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80085ac:	2303      	movs	r3, #3
 80085ae:	e006      	b.n	80085be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2220      	movs	r2, #32
 80085b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80085b8:	2300      	movs	r3, #0
 80085ba:	e000      	b.n	80085be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80085bc:	2302      	movs	r3, #2
  }
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3720      	adds	r7, #32
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b084      	sub	sp, #16
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	60b9      	str	r1, [r7, #8]
 80085d0:	4613      	mov	r3, r2
 80085d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b20      	cmp	r3, #32
 80085de:	d11d      	bne.n	800861c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d002      	beq.n	80085ec <HAL_UART_Receive_IT+0x26>
 80085e6:	88fb      	ldrh	r3, [r7, #6]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e016      	b.n	800861e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d101      	bne.n	80085fe <HAL_UART_Receive_IT+0x38>
 80085fa:	2302      	movs	r3, #2
 80085fc:	e00f      	b.n	800861e <HAL_UART_Receive_IT+0x58>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800860c:	88fb      	ldrh	r3, [r7, #6]
 800860e:	461a      	mov	r2, r3
 8008610:	68b9      	ldr	r1, [r7, #8]
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f000 fb24 	bl	8008c60 <UART_Start_Receive_IT>
 8008618:	4603      	mov	r3, r0
 800861a:	e000      	b.n	800861e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800861c:	2302      	movs	r3, #2
  }
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
	...

08008628 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b0ba      	sub	sp, #232	; 0xe8
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	695b      	ldr	r3, [r3, #20]
 800864a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800864e:	2300      	movs	r3, #0
 8008650:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008654:	2300      	movs	r3, #0
 8008656:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800865a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800865e:	f003 030f 	and.w	r3, r3, #15
 8008662:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008666:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10f      	bne.n	800868e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800866e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008672:	f003 0320 	and.w	r3, r3, #32
 8008676:	2b00      	cmp	r3, #0
 8008678:	d009      	beq.n	800868e <HAL_UART_IRQHandler+0x66>
 800867a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800867e:	f003 0320 	and.w	r3, r3, #32
 8008682:	2b00      	cmp	r3, #0
 8008684:	d003      	beq.n	800868e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fc07 	bl	8008e9a <UART_Receive_IT>
      return;
 800868c:	e256      	b.n	8008b3c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800868e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008692:	2b00      	cmp	r3, #0
 8008694:	f000 80de 	beq.w	8008854 <HAL_UART_IRQHandler+0x22c>
 8008698:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800869c:	f003 0301 	and.w	r3, r3, #1
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d106      	bne.n	80086b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 80d1 	beq.w	8008854 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086b6:	f003 0301 	and.w	r3, r3, #1
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d00b      	beq.n	80086d6 <HAL_UART_IRQHandler+0xae>
 80086be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d005      	beq.n	80086d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ce:	f043 0201 	orr.w	r2, r3, #1
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086da:	f003 0304 	and.w	r3, r3, #4
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00b      	beq.n	80086fa <HAL_UART_IRQHandler+0xd2>
 80086e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d005      	beq.n	80086fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f2:	f043 0202 	orr.w	r2, r3, #2
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086fe:	f003 0302 	and.w	r3, r3, #2
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00b      	beq.n	800871e <HAL_UART_IRQHandler+0xf6>
 8008706:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800870a:	f003 0301 	and.w	r3, r3, #1
 800870e:	2b00      	cmp	r3, #0
 8008710:	d005      	beq.n	800871e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008716:	f043 0204 	orr.w	r2, r3, #4
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800871e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008722:	f003 0308 	and.w	r3, r3, #8
 8008726:	2b00      	cmp	r3, #0
 8008728:	d011      	beq.n	800874e <HAL_UART_IRQHandler+0x126>
 800872a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800872e:	f003 0320 	and.w	r3, r3, #32
 8008732:	2b00      	cmp	r3, #0
 8008734:	d105      	bne.n	8008742 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008736:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	2b00      	cmp	r3, #0
 8008740:	d005      	beq.n	800874e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008746:	f043 0208 	orr.w	r2, r3, #8
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 81ed 	beq.w	8008b32 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800875c:	f003 0320 	and.w	r3, r3, #32
 8008760:	2b00      	cmp	r3, #0
 8008762:	d008      	beq.n	8008776 <HAL_UART_IRQHandler+0x14e>
 8008764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008768:	f003 0320 	and.w	r3, r3, #32
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 fb92 	bl	8008e9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	695b      	ldr	r3, [r3, #20]
 800877c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008780:	2b40      	cmp	r3, #64	; 0x40
 8008782:	bf0c      	ite	eq
 8008784:	2301      	moveq	r3, #1
 8008786:	2300      	movne	r3, #0
 8008788:	b2db      	uxtb	r3, r3
 800878a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	f003 0308 	and.w	r3, r3, #8
 8008796:	2b00      	cmp	r3, #0
 8008798:	d103      	bne.n	80087a2 <HAL_UART_IRQHandler+0x17a>
 800879a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d04f      	beq.n	8008842 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fa9a 	bl	8008cdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087b2:	2b40      	cmp	r3, #64	; 0x40
 80087b4:	d141      	bne.n	800883a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3314      	adds	r3, #20
 80087bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087c4:	e853 3f00 	ldrex	r3, [r3]
 80087c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80087cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80087d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	3314      	adds	r3, #20
 80087de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80087e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80087e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80087ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80087f2:	e841 2300 	strex	r3, r2, [r1]
 80087f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80087fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1d9      	bne.n	80087b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008806:	2b00      	cmp	r3, #0
 8008808:	d013      	beq.n	8008832 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880e:	4a7d      	ldr	r2, [pc, #500]	; (8008a04 <HAL_UART_IRQHandler+0x3dc>)
 8008810:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008816:	4618      	mov	r0, r3
 8008818:	f7fc fa1a 	bl	8004c50 <HAL_DMA_Abort_IT>
 800881c:	4603      	mov	r3, r0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d016      	beq.n	8008850 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800882c:	4610      	mov	r0, r2
 800882e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008830:	e00e      	b.n	8008850 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f990 	bl	8008b58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008838:	e00a      	b.n	8008850 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f98c 	bl	8008b58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008840:	e006      	b.n	8008850 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f988 	bl	8008b58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800884e:	e170      	b.n	8008b32 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008850:	bf00      	nop
    return;
 8008852:	e16e      	b.n	8008b32 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008858:	2b01      	cmp	r3, #1
 800885a:	f040 814a 	bne.w	8008af2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800885e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008862:	f003 0310 	and.w	r3, r3, #16
 8008866:	2b00      	cmp	r3, #0
 8008868:	f000 8143 	beq.w	8008af2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800886c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008870:	f003 0310 	and.w	r3, r3, #16
 8008874:	2b00      	cmp	r3, #0
 8008876:	f000 813c 	beq.w	8008af2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800887a:	2300      	movs	r3, #0
 800887c:	60bb      	str	r3, [r7, #8]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	60bb      	str	r3, [r7, #8]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	60bb      	str	r3, [r7, #8]
 800888e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	695b      	ldr	r3, [r3, #20]
 8008896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800889a:	2b40      	cmp	r3, #64	; 0x40
 800889c:	f040 80b4 	bne.w	8008a08 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f000 8140 	beq.w	8008b36 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088be:	429a      	cmp	r2, r3
 80088c0:	f080 8139 	bcs.w	8008b36 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d0:	69db      	ldr	r3, [r3, #28]
 80088d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088d6:	f000 8088 	beq.w	80089ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	330c      	adds	r3, #12
 80088e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80088f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	330c      	adds	r3, #12
 8008902:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008906:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800890a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008912:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008916:	e841 2300 	strex	r3, r2, [r1]
 800891a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800891e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1d9      	bne.n	80088da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	3314      	adds	r3, #20
 800892c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008930:	e853 3f00 	ldrex	r3, [r3]
 8008934:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008936:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008938:	f023 0301 	bic.w	r3, r3, #1
 800893c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3314      	adds	r3, #20
 8008946:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800894a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800894e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008950:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008952:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800895c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e1      	bne.n	8008926 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3314      	adds	r3, #20
 8008968:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008972:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008974:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008978:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3314      	adds	r3, #20
 8008982:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008986:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008988:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800898c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e3      	bne.n	8008962 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2220      	movs	r2, #32
 800899e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	330c      	adds	r3, #12
 80089ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089b2:	e853 3f00 	ldrex	r3, [r3]
 80089b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089ba:	f023 0310 	bic.w	r3, r3, #16
 80089be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	330c      	adds	r3, #12
 80089c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80089cc:	65ba      	str	r2, [r7, #88]	; 0x58
 80089ce:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089d4:	e841 2300 	strex	r3, r2, [r1]
 80089d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1e3      	bne.n	80089a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e4:	4618      	mov	r0, r3
 80089e6:	f7fc f8c3 	bl	8004b70 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	4619      	mov	r1, r3
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 f8b6 	bl	8008b6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a00:	e099      	b.n	8008b36 <HAL_UART_IRQHandler+0x50e>
 8008a02:	bf00      	nop
 8008a04:	08008da3 	.word	0x08008da3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	1ad3      	subs	r3, r2, r3
 8008a14:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f000 808b 	beq.w	8008b3a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008a24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 8086 	beq.w	8008b3a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	330c      	adds	r3, #12
 8008a34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a38:	e853 3f00 	ldrex	r3, [r3]
 8008a3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	330c      	adds	r3, #12
 8008a4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008a52:	647a      	str	r2, [r7, #68]	; 0x44
 8008a54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a5a:	e841 2300 	strex	r3, r2, [r1]
 8008a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1e3      	bne.n	8008a2e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	3314      	adds	r3, #20
 8008a6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a70:	e853 3f00 	ldrex	r3, [r3]
 8008a74:	623b      	str	r3, [r7, #32]
   return(result);
 8008a76:	6a3b      	ldr	r3, [r7, #32]
 8008a78:	f023 0301 	bic.w	r3, r3, #1
 8008a7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	3314      	adds	r3, #20
 8008a86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008a8a:	633a      	str	r2, [r7, #48]	; 0x30
 8008a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a92:	e841 2300 	strex	r3, r2, [r1]
 8008a96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1e3      	bne.n	8008a66 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	330c      	adds	r3, #12
 8008ab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	e853 3f00 	ldrex	r3, [r3]
 8008aba:	60fb      	str	r3, [r7, #12]
   return(result);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f023 0310 	bic.w	r3, r3, #16
 8008ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	330c      	adds	r3, #12
 8008acc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ad0:	61fa      	str	r2, [r7, #28]
 8008ad2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad4:	69b9      	ldr	r1, [r7, #24]
 8008ad6:	69fa      	ldr	r2, [r7, #28]
 8008ad8:	e841 2300 	strex	r3, r2, [r1]
 8008adc:	617b      	str	r3, [r7, #20]
   return(result);
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1e3      	bne.n	8008aac <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ae4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ae8:	4619      	mov	r1, r3
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 f83e 	bl	8008b6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008af0:	e023      	b.n	8008b3a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d009      	beq.n	8008b12 <HAL_UART_IRQHandler+0x4ea>
 8008afe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d003      	beq.n	8008b12 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 f95d 	bl	8008dca <UART_Transmit_IT>
    return;
 8008b10:	e014      	b.n	8008b3c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d00e      	beq.n	8008b3c <HAL_UART_IRQHandler+0x514>
 8008b1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d008      	beq.n	8008b3c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 f99d 	bl	8008e6a <UART_EndTransmit_IT>
    return;
 8008b30:	e004      	b.n	8008b3c <HAL_UART_IRQHandler+0x514>
    return;
 8008b32:	bf00      	nop
 8008b34:	e002      	b.n	8008b3c <HAL_UART_IRQHandler+0x514>
      return;
 8008b36:	bf00      	nop
 8008b38:	e000      	b.n	8008b3c <HAL_UART_IRQHandler+0x514>
      return;
 8008b3a:	bf00      	nop
  }
}
 8008b3c:	37e8      	adds	r7, #232	; 0xe8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop

08008b44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b4c:	bf00      	nop
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b60:	bf00      	nop
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	460b      	mov	r3, r1
 8008b76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b090      	sub	sp, #64	; 0x40
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	603b      	str	r3, [r7, #0]
 8008b90:	4613      	mov	r3, r2
 8008b92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b94:	e050      	b.n	8008c38 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b9c:	d04c      	beq.n	8008c38 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008b9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d007      	beq.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ba4:	f7fb fed2 	bl	800494c <HAL_GetTick>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d241      	bcs.n	8008c38 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	330c      	adds	r3, #12
 8008bba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bbe:	e853 3f00 	ldrex	r3, [r3]
 8008bc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	330c      	adds	r3, #12
 8008bd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008bd4:	637a      	str	r2, [r7, #52]	; 0x34
 8008bd6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008bda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008bdc:	e841 2300 	strex	r3, r2, [r1]
 8008be0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d1e5      	bne.n	8008bb4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	3314      	adds	r3, #20
 8008bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	e853 3f00 	ldrex	r3, [r3]
 8008bf6:	613b      	str	r3, [r7, #16]
   return(result);
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	f023 0301 	bic.w	r3, r3, #1
 8008bfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	3314      	adds	r3, #20
 8008c06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c08:	623a      	str	r2, [r7, #32]
 8008c0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0c:	69f9      	ldr	r1, [r7, #28]
 8008c0e:	6a3a      	ldr	r2, [r7, #32]
 8008c10:	e841 2300 	strex	r3, r2, [r1]
 8008c14:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1e5      	bne.n	8008be8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2220      	movs	r2, #32
 8008c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2220      	movs	r2, #32
 8008c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008c34:	2303      	movs	r3, #3
 8008c36:	e00f      	b.n	8008c58 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	4013      	ands	r3, r2
 8008c42:	68ba      	ldr	r2, [r7, #8]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	bf0c      	ite	eq
 8008c48:	2301      	moveq	r3, #1
 8008c4a:	2300      	movne	r3, #0
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	461a      	mov	r2, r3
 8008c50:	79fb      	ldrb	r3, [r7, #7]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d09f      	beq.n	8008b96 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3740      	adds	r7, #64	; 0x40
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b085      	sub	sp, #20
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	68ba      	ldr	r2, [r7, #8]
 8008c72:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	88fa      	ldrh	r2, [r7, #6]
 8008c78:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	88fa      	ldrh	r2, [r7, #6]
 8008c7e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2200      	movs	r2, #0
 8008c84:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2222      	movs	r2, #34	; 0x22
 8008c8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d007      	beq.n	8008cae <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	68da      	ldr	r2, [r3, #12]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cac:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	695a      	ldr	r2, [r3, #20]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f042 0201 	orr.w	r2, r2, #1
 8008cbc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	68da      	ldr	r2, [r3, #12]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f042 0220 	orr.w	r2, r2, #32
 8008ccc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3714      	adds	r7, #20
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b095      	sub	sp, #84	; 0x54
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	330c      	adds	r3, #12
 8008cea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cee:	e853 3f00 	ldrex	r3, [r3]
 8008cf2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	330c      	adds	r3, #12
 8008d02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d04:	643a      	str	r2, [r7, #64]	; 0x40
 8008d06:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d0c:	e841 2300 	strex	r3, r2, [r1]
 8008d10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d1e5      	bne.n	8008ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3314      	adds	r3, #20
 8008d1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d20:	6a3b      	ldr	r3, [r7, #32]
 8008d22:	e853 3f00 	ldrex	r3, [r3]
 8008d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	f023 0301 	bic.w	r3, r3, #1
 8008d2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	3314      	adds	r3, #20
 8008d36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d40:	e841 2300 	strex	r3, r2, [r1]
 8008d44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1e5      	bne.n	8008d18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d119      	bne.n	8008d88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	330c      	adds	r3, #12
 8008d5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	e853 3f00 	ldrex	r3, [r3]
 8008d62:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f023 0310 	bic.w	r3, r3, #16
 8008d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	330c      	adds	r3, #12
 8008d72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d74:	61ba      	str	r2, [r7, #24]
 8008d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d78:	6979      	ldr	r1, [r7, #20]
 8008d7a:	69ba      	ldr	r2, [r7, #24]
 8008d7c:	e841 2300 	strex	r3, r2, [r1]
 8008d80:	613b      	str	r3, [r7, #16]
   return(result);
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d1e5      	bne.n	8008d54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2220      	movs	r2, #32
 8008d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d96:	bf00      	nop
 8008d98:	3754      	adds	r7, #84	; 0x54
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr

08008da2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b084      	sub	sp, #16
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7ff fecb 	bl	8008b58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dc2:	bf00      	nop
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008dca:	b480      	push	{r7}
 8008dcc:	b085      	sub	sp, #20
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b21      	cmp	r3, #33	; 0x21
 8008ddc:	d13e      	bne.n	8008e5c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de6:	d114      	bne.n	8008e12 <UART_Transmit_IT+0x48>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d110      	bne.n	8008e12 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a1b      	ldr	r3, [r3, #32]
 8008df4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	881b      	ldrh	r3, [r3, #0]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e04:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	1c9a      	adds	r2, r3, #2
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	621a      	str	r2, [r3, #32]
 8008e10:	e008      	b.n	8008e24 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	1c59      	adds	r1, r3, #1
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	6211      	str	r1, [r2, #32]
 8008e1c:	781a      	ldrb	r2, [r3, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	4619      	mov	r1, r3
 8008e32:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d10f      	bne.n	8008e58 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68da      	ldr	r2, [r3, #12]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68da      	ldr	r2, [r3, #12]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e56:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	e000      	b.n	8008e5e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e5c:	2302      	movs	r3, #2
  }
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3714      	adds	r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b082      	sub	sp, #8
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	68da      	ldr	r2, [r3, #12]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2220      	movs	r2, #32
 8008e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f7ff fe5a 	bl	8008b44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b08c      	sub	sp, #48	; 0x30
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b22      	cmp	r3, #34	; 0x22
 8008eac:	f040 80ab 	bne.w	8009006 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008eb8:	d117      	bne.n	8008eea <UART_Receive_IT+0x50>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d113      	bne.n	8008eea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eca:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ed8:	b29a      	uxth	r2, r3
 8008eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008edc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee2:	1c9a      	adds	r2, r3, #2
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	629a      	str	r2, [r3, #40]	; 0x28
 8008ee8:	e026      	b.n	8008f38 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eee:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	689b      	ldr	r3, [r3, #8]
 8008ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008efc:	d007      	beq.n	8008f0e <UART_Receive_IT+0x74>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10a      	bne.n	8008f1c <UART_Receive_IT+0x82>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	691b      	ldr	r3, [r3, #16]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d106      	bne.n	8008f1c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	b2da      	uxtb	r2, r3
 8008f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f18:	701a      	strb	r2, [r3, #0]
 8008f1a:	e008      	b.n	8008f2e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f28:	b2da      	uxtb	r2, r3
 8008f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	4619      	mov	r1, r3
 8008f46:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d15a      	bne.n	8009002 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68da      	ldr	r2, [r3, #12]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0220 	bic.w	r2, r2, #32
 8008f5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	68da      	ldr	r2, [r3, #12]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	695a      	ldr	r2, [r3, #20]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 0201 	bic.w	r2, r2, #1
 8008f7a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2220      	movs	r2, #32
 8008f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d135      	bne.n	8008ff8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	330c      	adds	r3, #12
 8008f98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	e853 3f00 	ldrex	r3, [r3]
 8008fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	f023 0310 	bic.w	r3, r3, #16
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	330c      	adds	r3, #12
 8008fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fb2:	623a      	str	r2, [r7, #32]
 8008fb4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb6:	69f9      	ldr	r1, [r7, #28]
 8008fb8:	6a3a      	ldr	r2, [r7, #32]
 8008fba:	e841 2300 	strex	r3, r2, [r1]
 8008fbe:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1e5      	bne.n	8008f92 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f003 0310 	and.w	r3, r3, #16
 8008fd0:	2b10      	cmp	r3, #16
 8008fd2:	d10a      	bne.n	8008fea <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	60fb      	str	r3, [r7, #12]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	60fb      	str	r3, [r7, #12]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	60fb      	str	r3, [r7, #12]
 8008fe8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008fee:	4619      	mov	r1, r3
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f7ff fdbb 	bl	8008b6c <HAL_UARTEx_RxEventCallback>
 8008ff6:	e002      	b.n	8008ffe <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f7f8 f96b 	bl	80012d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ffe:	2300      	movs	r3, #0
 8009000:	e002      	b.n	8009008 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009002:	2300      	movs	r3, #0
 8009004:	e000      	b.n	8009008 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009006:	2302      	movs	r3, #2
  }
}
 8009008:	4618      	mov	r0, r3
 800900a:	3730      	adds	r7, #48	; 0x30
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009014:	b0c0      	sub	sp, #256	; 0x100
 8009016:	af00      	add	r7, sp, #0
 8009018:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800901c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	691b      	ldr	r3, [r3, #16]
 8009024:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800902c:	68d9      	ldr	r1, [r3, #12]
 800902e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	ea40 0301 	orr.w	r3, r0, r1
 8009038:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800903a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800903e:	689a      	ldr	r2, [r3, #8]
 8009040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	431a      	orrs	r2, r3
 8009048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800904c:	695b      	ldr	r3, [r3, #20]
 800904e:	431a      	orrs	r2, r3
 8009050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	4313      	orrs	r3, r2
 8009058:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800905c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009068:	f021 010c 	bic.w	r1, r1, #12
 800906c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009076:	430b      	orrs	r3, r1
 8009078:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800907a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800908a:	6999      	ldr	r1, [r3, #24]
 800908c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	ea40 0301 	orr.w	r3, r0, r1
 8009096:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	4b8f      	ldr	r3, [pc, #572]	; (80092dc <UART_SetConfig+0x2cc>)
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d005      	beq.n	80090b0 <UART_SetConfig+0xa0>
 80090a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	4b8d      	ldr	r3, [pc, #564]	; (80092e0 <UART_SetConfig+0x2d0>)
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d104      	bne.n	80090ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090b0:	f7fd fa18 	bl	80064e4 <HAL_RCC_GetPCLK2Freq>
 80090b4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80090b8:	e003      	b.n	80090c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090ba:	f7fd f9ff 	bl	80064bc <HAL_RCC_GetPCLK1Freq>
 80090be:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090c6:	69db      	ldr	r3, [r3, #28]
 80090c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090cc:	f040 810c 	bne.w	80092e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090d4:	2200      	movs	r2, #0
 80090d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80090da:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80090de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80090e2:	4622      	mov	r2, r4
 80090e4:	462b      	mov	r3, r5
 80090e6:	1891      	adds	r1, r2, r2
 80090e8:	65b9      	str	r1, [r7, #88]	; 0x58
 80090ea:	415b      	adcs	r3, r3
 80090ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80090f2:	4621      	mov	r1, r4
 80090f4:	eb12 0801 	adds.w	r8, r2, r1
 80090f8:	4629      	mov	r1, r5
 80090fa:	eb43 0901 	adc.w	r9, r3, r1
 80090fe:	f04f 0200 	mov.w	r2, #0
 8009102:	f04f 0300 	mov.w	r3, #0
 8009106:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800910a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800910e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009112:	4690      	mov	r8, r2
 8009114:	4699      	mov	r9, r3
 8009116:	4623      	mov	r3, r4
 8009118:	eb18 0303 	adds.w	r3, r8, r3
 800911c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009120:	462b      	mov	r3, r5
 8009122:	eb49 0303 	adc.w	r3, r9, r3
 8009126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800912a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009136:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800913a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800913e:	460b      	mov	r3, r1
 8009140:	18db      	adds	r3, r3, r3
 8009142:	653b      	str	r3, [r7, #80]	; 0x50
 8009144:	4613      	mov	r3, r2
 8009146:	eb42 0303 	adc.w	r3, r2, r3
 800914a:	657b      	str	r3, [r7, #84]	; 0x54
 800914c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009150:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009154:	f7f7 fe08 	bl	8000d68 <__aeabi_uldivmod>
 8009158:	4602      	mov	r2, r0
 800915a:	460b      	mov	r3, r1
 800915c:	4b61      	ldr	r3, [pc, #388]	; (80092e4 <UART_SetConfig+0x2d4>)
 800915e:	fba3 2302 	umull	r2, r3, r3, r2
 8009162:	095b      	lsrs	r3, r3, #5
 8009164:	011c      	lsls	r4, r3, #4
 8009166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800916a:	2200      	movs	r2, #0
 800916c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009170:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009174:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009178:	4642      	mov	r2, r8
 800917a:	464b      	mov	r3, r9
 800917c:	1891      	adds	r1, r2, r2
 800917e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009180:	415b      	adcs	r3, r3
 8009182:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009184:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009188:	4641      	mov	r1, r8
 800918a:	eb12 0a01 	adds.w	sl, r2, r1
 800918e:	4649      	mov	r1, r9
 8009190:	eb43 0b01 	adc.w	fp, r3, r1
 8009194:	f04f 0200 	mov.w	r2, #0
 8009198:	f04f 0300 	mov.w	r3, #0
 800919c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091a8:	4692      	mov	sl, r2
 80091aa:	469b      	mov	fp, r3
 80091ac:	4643      	mov	r3, r8
 80091ae:	eb1a 0303 	adds.w	r3, sl, r3
 80091b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80091b6:	464b      	mov	r3, r9
 80091b8:	eb4b 0303 	adc.w	r3, fp, r3
 80091bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80091c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091cc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80091d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80091d4:	460b      	mov	r3, r1
 80091d6:	18db      	adds	r3, r3, r3
 80091d8:	643b      	str	r3, [r7, #64]	; 0x40
 80091da:	4613      	mov	r3, r2
 80091dc:	eb42 0303 	adc.w	r3, r2, r3
 80091e0:	647b      	str	r3, [r7, #68]	; 0x44
 80091e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80091e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80091ea:	f7f7 fdbd 	bl	8000d68 <__aeabi_uldivmod>
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	4611      	mov	r1, r2
 80091f4:	4b3b      	ldr	r3, [pc, #236]	; (80092e4 <UART_SetConfig+0x2d4>)
 80091f6:	fba3 2301 	umull	r2, r3, r3, r1
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	2264      	movs	r2, #100	; 0x64
 80091fe:	fb02 f303 	mul.w	r3, r2, r3
 8009202:	1acb      	subs	r3, r1, r3
 8009204:	00db      	lsls	r3, r3, #3
 8009206:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800920a:	4b36      	ldr	r3, [pc, #216]	; (80092e4 <UART_SetConfig+0x2d4>)
 800920c:	fba3 2302 	umull	r2, r3, r3, r2
 8009210:	095b      	lsrs	r3, r3, #5
 8009212:	005b      	lsls	r3, r3, #1
 8009214:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009218:	441c      	add	r4, r3
 800921a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800921e:	2200      	movs	r2, #0
 8009220:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009224:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009228:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800922c:	4642      	mov	r2, r8
 800922e:	464b      	mov	r3, r9
 8009230:	1891      	adds	r1, r2, r2
 8009232:	63b9      	str	r1, [r7, #56]	; 0x38
 8009234:	415b      	adcs	r3, r3
 8009236:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009238:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800923c:	4641      	mov	r1, r8
 800923e:	1851      	adds	r1, r2, r1
 8009240:	6339      	str	r1, [r7, #48]	; 0x30
 8009242:	4649      	mov	r1, r9
 8009244:	414b      	adcs	r3, r1
 8009246:	637b      	str	r3, [r7, #52]	; 0x34
 8009248:	f04f 0200 	mov.w	r2, #0
 800924c:	f04f 0300 	mov.w	r3, #0
 8009250:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009254:	4659      	mov	r1, fp
 8009256:	00cb      	lsls	r3, r1, #3
 8009258:	4651      	mov	r1, sl
 800925a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800925e:	4651      	mov	r1, sl
 8009260:	00ca      	lsls	r2, r1, #3
 8009262:	4610      	mov	r0, r2
 8009264:	4619      	mov	r1, r3
 8009266:	4603      	mov	r3, r0
 8009268:	4642      	mov	r2, r8
 800926a:	189b      	adds	r3, r3, r2
 800926c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009270:	464b      	mov	r3, r9
 8009272:	460a      	mov	r2, r1
 8009274:	eb42 0303 	adc.w	r3, r2, r3
 8009278:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800927c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	2200      	movs	r2, #0
 8009284:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009288:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800928c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009290:	460b      	mov	r3, r1
 8009292:	18db      	adds	r3, r3, r3
 8009294:	62bb      	str	r3, [r7, #40]	; 0x28
 8009296:	4613      	mov	r3, r2
 8009298:	eb42 0303 	adc.w	r3, r2, r3
 800929c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800929e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80092a6:	f7f7 fd5f 	bl	8000d68 <__aeabi_uldivmod>
 80092aa:	4602      	mov	r2, r0
 80092ac:	460b      	mov	r3, r1
 80092ae:	4b0d      	ldr	r3, [pc, #52]	; (80092e4 <UART_SetConfig+0x2d4>)
 80092b0:	fba3 1302 	umull	r1, r3, r3, r2
 80092b4:	095b      	lsrs	r3, r3, #5
 80092b6:	2164      	movs	r1, #100	; 0x64
 80092b8:	fb01 f303 	mul.w	r3, r1, r3
 80092bc:	1ad3      	subs	r3, r2, r3
 80092be:	00db      	lsls	r3, r3, #3
 80092c0:	3332      	adds	r3, #50	; 0x32
 80092c2:	4a08      	ldr	r2, [pc, #32]	; (80092e4 <UART_SetConfig+0x2d4>)
 80092c4:	fba2 2303 	umull	r2, r3, r2, r3
 80092c8:	095b      	lsrs	r3, r3, #5
 80092ca:	f003 0207 	and.w	r2, r3, #7
 80092ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4422      	add	r2, r4
 80092d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092d8:	e106      	b.n	80094e8 <UART_SetConfig+0x4d8>
 80092da:	bf00      	nop
 80092dc:	40011000 	.word	0x40011000
 80092e0:	40011400 	.word	0x40011400
 80092e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092ec:	2200      	movs	r2, #0
 80092ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80092f2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80092f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80092fa:	4642      	mov	r2, r8
 80092fc:	464b      	mov	r3, r9
 80092fe:	1891      	adds	r1, r2, r2
 8009300:	6239      	str	r1, [r7, #32]
 8009302:	415b      	adcs	r3, r3
 8009304:	627b      	str	r3, [r7, #36]	; 0x24
 8009306:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800930a:	4641      	mov	r1, r8
 800930c:	1854      	adds	r4, r2, r1
 800930e:	4649      	mov	r1, r9
 8009310:	eb43 0501 	adc.w	r5, r3, r1
 8009314:	f04f 0200 	mov.w	r2, #0
 8009318:	f04f 0300 	mov.w	r3, #0
 800931c:	00eb      	lsls	r3, r5, #3
 800931e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009322:	00e2      	lsls	r2, r4, #3
 8009324:	4614      	mov	r4, r2
 8009326:	461d      	mov	r5, r3
 8009328:	4643      	mov	r3, r8
 800932a:	18e3      	adds	r3, r4, r3
 800932c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009330:	464b      	mov	r3, r9
 8009332:	eb45 0303 	adc.w	r3, r5, r3
 8009336:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800933a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009346:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800934a:	f04f 0200 	mov.w	r2, #0
 800934e:	f04f 0300 	mov.w	r3, #0
 8009352:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009356:	4629      	mov	r1, r5
 8009358:	008b      	lsls	r3, r1, #2
 800935a:	4621      	mov	r1, r4
 800935c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009360:	4621      	mov	r1, r4
 8009362:	008a      	lsls	r2, r1, #2
 8009364:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009368:	f7f7 fcfe 	bl	8000d68 <__aeabi_uldivmod>
 800936c:	4602      	mov	r2, r0
 800936e:	460b      	mov	r3, r1
 8009370:	4b60      	ldr	r3, [pc, #384]	; (80094f4 <UART_SetConfig+0x4e4>)
 8009372:	fba3 2302 	umull	r2, r3, r3, r2
 8009376:	095b      	lsrs	r3, r3, #5
 8009378:	011c      	lsls	r4, r3, #4
 800937a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800937e:	2200      	movs	r2, #0
 8009380:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009384:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009388:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800938c:	4642      	mov	r2, r8
 800938e:	464b      	mov	r3, r9
 8009390:	1891      	adds	r1, r2, r2
 8009392:	61b9      	str	r1, [r7, #24]
 8009394:	415b      	adcs	r3, r3
 8009396:	61fb      	str	r3, [r7, #28]
 8009398:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800939c:	4641      	mov	r1, r8
 800939e:	1851      	adds	r1, r2, r1
 80093a0:	6139      	str	r1, [r7, #16]
 80093a2:	4649      	mov	r1, r9
 80093a4:	414b      	adcs	r3, r1
 80093a6:	617b      	str	r3, [r7, #20]
 80093a8:	f04f 0200 	mov.w	r2, #0
 80093ac:	f04f 0300 	mov.w	r3, #0
 80093b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093b4:	4659      	mov	r1, fp
 80093b6:	00cb      	lsls	r3, r1, #3
 80093b8:	4651      	mov	r1, sl
 80093ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093be:	4651      	mov	r1, sl
 80093c0:	00ca      	lsls	r2, r1, #3
 80093c2:	4610      	mov	r0, r2
 80093c4:	4619      	mov	r1, r3
 80093c6:	4603      	mov	r3, r0
 80093c8:	4642      	mov	r2, r8
 80093ca:	189b      	adds	r3, r3, r2
 80093cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80093d0:	464b      	mov	r3, r9
 80093d2:	460a      	mov	r2, r1
 80093d4:	eb42 0303 	adc.w	r3, r2, r3
 80093d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80093dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	67bb      	str	r3, [r7, #120]	; 0x78
 80093e6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80093e8:	f04f 0200 	mov.w	r2, #0
 80093ec:	f04f 0300 	mov.w	r3, #0
 80093f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80093f4:	4649      	mov	r1, r9
 80093f6:	008b      	lsls	r3, r1, #2
 80093f8:	4641      	mov	r1, r8
 80093fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093fe:	4641      	mov	r1, r8
 8009400:	008a      	lsls	r2, r1, #2
 8009402:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009406:	f7f7 fcaf 	bl	8000d68 <__aeabi_uldivmod>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	4611      	mov	r1, r2
 8009410:	4b38      	ldr	r3, [pc, #224]	; (80094f4 <UART_SetConfig+0x4e4>)
 8009412:	fba3 2301 	umull	r2, r3, r3, r1
 8009416:	095b      	lsrs	r3, r3, #5
 8009418:	2264      	movs	r2, #100	; 0x64
 800941a:	fb02 f303 	mul.w	r3, r2, r3
 800941e:	1acb      	subs	r3, r1, r3
 8009420:	011b      	lsls	r3, r3, #4
 8009422:	3332      	adds	r3, #50	; 0x32
 8009424:	4a33      	ldr	r2, [pc, #204]	; (80094f4 <UART_SetConfig+0x4e4>)
 8009426:	fba2 2303 	umull	r2, r3, r2, r3
 800942a:	095b      	lsrs	r3, r3, #5
 800942c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009430:	441c      	add	r4, r3
 8009432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009436:	2200      	movs	r2, #0
 8009438:	673b      	str	r3, [r7, #112]	; 0x70
 800943a:	677a      	str	r2, [r7, #116]	; 0x74
 800943c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009440:	4642      	mov	r2, r8
 8009442:	464b      	mov	r3, r9
 8009444:	1891      	adds	r1, r2, r2
 8009446:	60b9      	str	r1, [r7, #8]
 8009448:	415b      	adcs	r3, r3
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009450:	4641      	mov	r1, r8
 8009452:	1851      	adds	r1, r2, r1
 8009454:	6039      	str	r1, [r7, #0]
 8009456:	4649      	mov	r1, r9
 8009458:	414b      	adcs	r3, r1
 800945a:	607b      	str	r3, [r7, #4]
 800945c:	f04f 0200 	mov.w	r2, #0
 8009460:	f04f 0300 	mov.w	r3, #0
 8009464:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009468:	4659      	mov	r1, fp
 800946a:	00cb      	lsls	r3, r1, #3
 800946c:	4651      	mov	r1, sl
 800946e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009472:	4651      	mov	r1, sl
 8009474:	00ca      	lsls	r2, r1, #3
 8009476:	4610      	mov	r0, r2
 8009478:	4619      	mov	r1, r3
 800947a:	4603      	mov	r3, r0
 800947c:	4642      	mov	r2, r8
 800947e:	189b      	adds	r3, r3, r2
 8009480:	66bb      	str	r3, [r7, #104]	; 0x68
 8009482:	464b      	mov	r3, r9
 8009484:	460a      	mov	r2, r1
 8009486:	eb42 0303 	adc.w	r3, r2, r3
 800948a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800948c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	663b      	str	r3, [r7, #96]	; 0x60
 8009496:	667a      	str	r2, [r7, #100]	; 0x64
 8009498:	f04f 0200 	mov.w	r2, #0
 800949c:	f04f 0300 	mov.w	r3, #0
 80094a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80094a4:	4649      	mov	r1, r9
 80094a6:	008b      	lsls	r3, r1, #2
 80094a8:	4641      	mov	r1, r8
 80094aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094ae:	4641      	mov	r1, r8
 80094b0:	008a      	lsls	r2, r1, #2
 80094b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80094b6:	f7f7 fc57 	bl	8000d68 <__aeabi_uldivmod>
 80094ba:	4602      	mov	r2, r0
 80094bc:	460b      	mov	r3, r1
 80094be:	4b0d      	ldr	r3, [pc, #52]	; (80094f4 <UART_SetConfig+0x4e4>)
 80094c0:	fba3 1302 	umull	r1, r3, r3, r2
 80094c4:	095b      	lsrs	r3, r3, #5
 80094c6:	2164      	movs	r1, #100	; 0x64
 80094c8:	fb01 f303 	mul.w	r3, r1, r3
 80094cc:	1ad3      	subs	r3, r2, r3
 80094ce:	011b      	lsls	r3, r3, #4
 80094d0:	3332      	adds	r3, #50	; 0x32
 80094d2:	4a08      	ldr	r2, [pc, #32]	; (80094f4 <UART_SetConfig+0x4e4>)
 80094d4:	fba2 2303 	umull	r2, r3, r2, r3
 80094d8:	095b      	lsrs	r3, r3, #5
 80094da:	f003 020f 	and.w	r2, r3, #15
 80094de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4422      	add	r2, r4
 80094e6:	609a      	str	r2, [r3, #8]
}
 80094e8:	bf00      	nop
 80094ea:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80094ee:	46bd      	mov	sp, r7
 80094f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094f4:	51eb851f 	.word	0x51eb851f

080094f8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80094f8:	b480      	push	{r7}
 80094fa:	b083      	sub	sp, #12
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f103 0208 	add.w	r2, r3, #8
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f04f 32ff 	mov.w	r2, #4294967295
 8009510:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f103 0208 	add.w	r2, r3, #8
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f103 0208 	add.w	r2, r3, #8
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009546:	bf00      	nop
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr

08009552 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8009552:	b480      	push	{r7}
 8009554:	b085      	sub	sp, #20
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
 800955a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	68fa      	ldr	r2, [r7, #12]
 8009566:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	689a      	ldr	r2, [r3, #8]
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	683a      	ldr	r2, [r7, #0]
 8009576:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	683a      	ldr	r2, [r7, #0]
 800957c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	687a      	ldr	r2, [r7, #4]
 8009582:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	1c5a      	adds	r2, r3, #1
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	601a      	str	r2, [r3, #0]
}
 800958e:	bf00      	nop
 8009590:	3714      	adds	r7, #20
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800959a:	b480      	push	{r7}
 800959c:	b085      	sub	sp, #20
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b0:	d103      	bne.n	80095ba <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	60fb      	str	r3, [r7, #12]
 80095b8:	e00c      	b.n	80095d4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	3308      	adds	r3, #8
 80095be:	60fb      	str	r3, [r7, #12]
 80095c0:	e002      	b.n	80095c8 <vListInsert+0x2e>
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	60fb      	str	r3, [r7, #12]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68ba      	ldr	r2, [r7, #8]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d2f6      	bcs.n	80095c2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	683a      	ldr	r2, [r7, #0]
 80095e2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	68fa      	ldr	r2, [r7, #12]
 80095e8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	683a      	ldr	r2, [r7, #0]
 80095ee:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	601a      	str	r2, [r3, #0]
}
 8009600:	bf00      	nop
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr

0800960c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800960c:	b480      	push	{r7}
 800960e:	b085      	sub	sp, #20
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	6892      	ldr	r2, [r2, #8]
 8009622:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	6852      	ldr	r2, [r2, #4]
 800962c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	429a      	cmp	r2, r3
 8009636:	d103      	bne.n	8009640 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	1e5a      	subs	r2, r3, #1
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
}
 8009654:	4618      	mov	r0, r3
 8009656:	3714      	adds	r7, #20
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b086      	sub	sp, #24
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800966a:	2301      	movs	r3, #1
 800966c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d10a      	bne.n	800968e <xQueueGenericReset+0x2e>
        __asm volatile
 8009678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800967c:	f383 8811 	msr	BASEPRI, r3
 8009680:	f3bf 8f6f 	isb	sy
 8009684:	f3bf 8f4f 	dsb	sy
 8009688:	60fb      	str	r3, [r7, #12]
    }
 800968a:	bf00      	nop
 800968c:	e7fe      	b.n	800968c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d05d      	beq.n	8009750 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8009698:	2b00      	cmp	r3, #0
 800969a:	d059      	beq.n	8009750 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096a4:	2100      	movs	r1, #0
 80096a6:	fba3 2302 	umull	r2, r3, r3, r2
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d000      	beq.n	80096b0 <xQueueGenericReset+0x50>
 80096ae:	2101      	movs	r1, #1
 80096b0:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d14c      	bne.n	8009750 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 80096b6:	f002 feff 	bl	800c4b8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	681a      	ldr	r2, [r3, #0]
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096c2:	6939      	ldr	r1, [r7, #16]
 80096c4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80096c6:	fb01 f303 	mul.w	r3, r1, r3
 80096ca:	441a      	add	r2, r3
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	2200      	movs	r2, #0
 80096d4:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096e6:	3b01      	subs	r3, #1
 80096e8:	6939      	ldr	r1, [r7, #16]
 80096ea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80096ec:	fb01 f303 	mul.w	r3, r1, r3
 80096f0:	441a      	add	r2, r3
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	22ff      	movs	r2, #255	; 0xff
 80096fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	22ff      	movs	r2, #255	; 0xff
 8009702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d114      	bne.n	8009736 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d01a      	beq.n	800974a <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	3310      	adds	r3, #16
 8009718:	4618      	mov	r0, r3
 800971a:	f001 fbed 	bl	800aef8 <xTaskRemoveFromEventList>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d012      	beq.n	800974a <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009724:	4b15      	ldr	r3, [pc, #84]	; (800977c <xQueueGenericReset+0x11c>)
 8009726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800972a:	601a      	str	r2, [r3, #0]
 800972c:	f3bf 8f4f 	dsb	sy
 8009730:	f3bf 8f6f 	isb	sy
 8009734:	e009      	b.n	800974a <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	3310      	adds	r3, #16
 800973a:	4618      	mov	r0, r3
 800973c:	f7ff fedc 	bl	80094f8 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	3324      	adds	r3, #36	; 0x24
 8009744:	4618      	mov	r0, r3
 8009746:	f7ff fed7 	bl	80094f8 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800974a:	f002 fee5 	bl	800c518 <vPortExitCritical>
 800974e:	e001      	b.n	8009754 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8009750:	2300      	movs	r3, #0
 8009752:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10a      	bne.n	8009770 <xQueueGenericReset+0x110>
        __asm volatile
 800975a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	60bb      	str	r3, [r7, #8]
    }
 800976c:	bf00      	nop
 800976e:	e7fe      	b.n	800976e <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8009770:	697b      	ldr	r3, [r7, #20]
}
 8009772:	4618      	mov	r0, r3
 8009774:	3718      	adds	r7, #24
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}
 800977a:	bf00      	nop
 800977c:	e000ed04 	.word	0xe000ed04

08009780 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8009780:	b580      	push	{r7, lr}
 8009782:	b08a      	sub	sp, #40	; 0x28
 8009784:	af02      	add	r7, sp, #8
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	4613      	mov	r3, r2
 800978c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800978e:	2300      	movs	r3, #0
 8009790:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d02e      	beq.n	80097f6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8009798:	2100      	movs	r1, #0
 800979a:	68ba      	ldr	r2, [r7, #8]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	fba3 2302 	umull	r2, r3, r3, r2
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d000      	beq.n	80097a8 <xQueueGenericCreate+0x28>
 80097a6:	2101      	movs	r1, #1
 80097a8:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d123      	bne.n	80097f6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	68ba      	ldr	r2, [r7, #8]
 80097b2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80097b6:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80097ba:	d81c      	bhi.n	80097f6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	68ba      	ldr	r2, [r7, #8]
 80097c0:	fb02 f303 	mul.w	r3, r2, r3
 80097c4:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	3350      	adds	r3, #80	; 0x50
 80097ca:	4618      	mov	r0, r3
 80097cc:	f002 ff9e 	bl	800c70c <pvPortMalloc>
 80097d0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80097d2:	69fb      	ldr	r3, [r7, #28]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d01c      	beq.n	8009812 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80097d8:	69fb      	ldr	r3, [r7, #28]
 80097da:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	3350      	adds	r3, #80	; 0x50
 80097e0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80097e2:	79fa      	ldrb	r2, [r7, #7]
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	9300      	str	r3, [sp, #0]
 80097e8:	4613      	mov	r3, r2
 80097ea:	697a      	ldr	r2, [r7, #20]
 80097ec:	68b9      	ldr	r1, [r7, #8]
 80097ee:	68f8      	ldr	r0, [r7, #12]
 80097f0:	f000 f814 	bl	800981c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80097f4:	e00d      	b.n	8009812 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d10a      	bne.n	8009812 <xQueueGenericCreate+0x92>
        __asm volatile
 80097fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009800:	f383 8811 	msr	BASEPRI, r3
 8009804:	f3bf 8f6f 	isb	sy
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	613b      	str	r3, [r7, #16]
    }
 800980e:	bf00      	nop
 8009810:	e7fe      	b.n	8009810 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8009812:	69fb      	ldr	r3, [r7, #28]
    }
 8009814:	4618      	mov	r0, r3
 8009816:	3720      	adds	r7, #32
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b084      	sub	sp, #16
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
 8009828:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d103      	bne.n	8009838 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	69ba      	ldr	r2, [r7, #24]
 8009834:	601a      	str	r2, [r3, #0]
 8009836:	e002      	b.n	800983e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	68fa      	ldr	r2, [r7, #12]
 8009842:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	68ba      	ldr	r2, [r7, #8]
 8009848:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800984a:	2101      	movs	r1, #1
 800984c:	69b8      	ldr	r0, [r7, #24]
 800984e:	f7ff ff07 	bl	8009660 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8009852:	69bb      	ldr	r3, [r7, #24]
 8009854:	78fa      	ldrb	r2, [r7, #3]
 8009856:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800985a:	78fb      	ldrb	r3, [r7, #3]
 800985c:	68ba      	ldr	r2, [r7, #8]
 800985e:	68f9      	ldr	r1, [r7, #12]
 8009860:	2073      	movs	r0, #115	; 0x73
 8009862:	f003 fe9b 	bl	800d59c <SEGGER_SYSVIEW_RecordU32x3>
}
 8009866:	bf00      	nop
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
	...

08009870 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b090      	sub	sp, #64	; 0x40
 8009874:	af02      	add	r7, sp, #8
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	607a      	str	r2, [r7, #4]
 800987c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800987e:	2300      	movs	r3, #0
 8009880:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8009886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009888:	2b00      	cmp	r3, #0
 800988a:	d10a      	bne.n	80098a2 <xQueueGenericSend+0x32>
        __asm volatile
 800988c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009890:	f383 8811 	msr	BASEPRI, r3
 8009894:	f3bf 8f6f 	isb	sy
 8009898:	f3bf 8f4f 	dsb	sy
 800989c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800989e:	bf00      	nop
 80098a0:	e7fe      	b.n	80098a0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d103      	bne.n	80098b0 <xQueueGenericSend+0x40>
 80098a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d101      	bne.n	80098b4 <xQueueGenericSend+0x44>
 80098b0:	2301      	movs	r3, #1
 80098b2:	e000      	b.n	80098b6 <xQueueGenericSend+0x46>
 80098b4:	2300      	movs	r3, #0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d10a      	bne.n	80098d0 <xQueueGenericSend+0x60>
        __asm volatile
 80098ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098be:	f383 8811 	msr	BASEPRI, r3
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	f3bf 8f4f 	dsb	sy
 80098ca:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80098cc:	bf00      	nop
 80098ce:	e7fe      	b.n	80098ce <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	2b02      	cmp	r3, #2
 80098d4:	d103      	bne.n	80098de <xQueueGenericSend+0x6e>
 80098d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d101      	bne.n	80098e2 <xQueueGenericSend+0x72>
 80098de:	2301      	movs	r3, #1
 80098e0:	e000      	b.n	80098e4 <xQueueGenericSend+0x74>
 80098e2:	2300      	movs	r3, #0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d10a      	bne.n	80098fe <xQueueGenericSend+0x8e>
        __asm volatile
 80098e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ec:	f383 8811 	msr	BASEPRI, r3
 80098f0:	f3bf 8f6f 	isb	sy
 80098f4:	f3bf 8f4f 	dsb	sy
 80098f8:	623b      	str	r3, [r7, #32]
    }
 80098fa:	bf00      	nop
 80098fc:	e7fe      	b.n	80098fc <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098fe:	f001 fd0f 	bl	800b320 <xTaskGetSchedulerState>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d102      	bne.n	800990e <xQueueGenericSend+0x9e>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d101      	bne.n	8009912 <xQueueGenericSend+0xa2>
 800990e:	2301      	movs	r3, #1
 8009910:	e000      	b.n	8009914 <xQueueGenericSend+0xa4>
 8009912:	2300      	movs	r3, #0
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10a      	bne.n	800992e <xQueueGenericSend+0xbe>
        __asm volatile
 8009918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991c:	f383 8811 	msr	BASEPRI, r3
 8009920:	f3bf 8f6f 	isb	sy
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	61fb      	str	r3, [r7, #28]
    }
 800992a:	bf00      	nop
 800992c:	e7fe      	b.n	800992c <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800992e:	f002 fdc3 	bl	800c4b8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009934:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800993a:	429a      	cmp	r2, r3
 800993c:	d302      	bcc.n	8009944 <xQueueGenericSend+0xd4>
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	2b02      	cmp	r3, #2
 8009942:	d136      	bne.n	80099b2 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8009944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009946:	4618      	mov	r0, r3
 8009948:	f004 fc3e 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	6879      	ldr	r1, [r7, #4]
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	9300      	str	r3, [sp, #0]
 8009954:	460b      	mov	r3, r1
 8009956:	4601      	mov	r1, r0
 8009958:	205a      	movs	r0, #90	; 0x5a
 800995a:	f003 fe95 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800995e:	683a      	ldr	r2, [r7, #0]
 8009960:	68b9      	ldr	r1, [r7, #8]
 8009962:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009964:	f000 fa80 	bl	8009e68 <prvCopyDataToQueue>
 8009968:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800996a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800996c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996e:	2b00      	cmp	r3, #0
 8009970:	d010      	beq.n	8009994 <xQueueGenericSend+0x124>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009974:	3324      	adds	r3, #36	; 0x24
 8009976:	4618      	mov	r0, r3
 8009978:	f001 fabe 	bl	800aef8 <xTaskRemoveFromEventList>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d013      	beq.n	80099aa <xQueueGenericSend+0x13a>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8009982:	4b4d      	ldr	r3, [pc, #308]	; (8009ab8 <xQueueGenericSend+0x248>)
 8009984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009988:	601a      	str	r2, [r3, #0]
 800998a:	f3bf 8f4f 	dsb	sy
 800998e:	f3bf 8f6f 	isb	sy
 8009992:	e00a      	b.n	80099aa <xQueueGenericSend+0x13a>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8009994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009996:	2b00      	cmp	r3, #0
 8009998:	d007      	beq.n	80099aa <xQueueGenericSend+0x13a>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800999a:	4b47      	ldr	r3, [pc, #284]	; (8009ab8 <xQueueGenericSend+0x248>)
 800999c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099a0:	601a      	str	r2, [r3, #0]
 80099a2:	f3bf 8f4f 	dsb	sy
 80099a6:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80099aa:	f002 fdb5 	bl	800c518 <vPortExitCritical>
                return pdPASS;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e07d      	b.n	8009aae <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d110      	bne.n	80099da <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80099b8:	f002 fdae 	bl	800c518 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80099bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099be:	4618      	mov	r0, r3
 80099c0:	f004 fc02 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	6879      	ldr	r1, [r7, #4]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	9300      	str	r3, [sp, #0]
 80099cc:	460b      	mov	r3, r1
 80099ce:	4601      	mov	r1, r0
 80099d0:	205a      	movs	r0, #90	; 0x5a
 80099d2:	f003 fe59 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 80099d6:	2300      	movs	r3, #0
 80099d8:	e069      	b.n	8009aae <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 80099da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d106      	bne.n	80099ee <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80099e0:	f107 0314 	add.w	r3, r7, #20
 80099e4:	4618      	mov	r0, r3
 80099e6:	f001 fb5f 	bl	800b0a8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80099ea:	2301      	movs	r3, #1
 80099ec:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80099ee:	f002 fd93 	bl	800c518 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80099f2:	f000 ff67 	bl	800a8c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80099f6:	f002 fd5f 	bl	800c4b8 <vPortEnterCritical>
 80099fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a00:	b25b      	sxtb	r3, r3
 8009a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a06:	d103      	bne.n	8009a10 <xQueueGenericSend+0x1a0>
 8009a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a16:	b25b      	sxtb	r3, r3
 8009a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a1c:	d103      	bne.n	8009a26 <xQueueGenericSend+0x1b6>
 8009a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a20:	2200      	movs	r2, #0
 8009a22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009a26:	f002 fd77 	bl	800c518 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009a2a:	1d3a      	adds	r2, r7, #4
 8009a2c:	f107 0314 	add.w	r3, r7, #20
 8009a30:	4611      	mov	r1, r2
 8009a32:	4618      	mov	r0, r3
 8009a34:	f001 fb4e 	bl	800b0d4 <xTaskCheckForTimeOut>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d124      	bne.n	8009a88 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009a3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a40:	f000 fb0a 	bl	800a058 <prvIsQueueFull>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d018      	beq.n	8009a7c <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a4c:	3310      	adds	r3, #16
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	4611      	mov	r1, r2
 8009a52:	4618      	mov	r0, r3
 8009a54:	f001 f9e4 	bl	800ae20 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8009a58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a5a:	f000 fa95 	bl	8009f88 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8009a5e:	f000 ff3f 	bl	800a8e0 <xTaskResumeAll>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f47f af62 	bne.w	800992e <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8009a6a:	4b13      	ldr	r3, [pc, #76]	; (8009ab8 <xQueueGenericSend+0x248>)
 8009a6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a70:	601a      	str	r2, [r3, #0]
 8009a72:	f3bf 8f4f 	dsb	sy
 8009a76:	f3bf 8f6f 	isb	sy
 8009a7a:	e758      	b.n	800992e <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8009a7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a7e:	f000 fa83 	bl	8009f88 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009a82:	f000 ff2d 	bl	800a8e0 <xTaskResumeAll>
 8009a86:	e752      	b.n	800992e <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8009a88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a8a:	f000 fa7d 	bl	8009f88 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009a8e:	f000 ff27 	bl	800a8e0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8009a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a94:	4618      	mov	r0, r3
 8009a96:	f004 fb97 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009a9a:	68ba      	ldr	r2, [r7, #8]
 8009a9c:	6879      	ldr	r1, [r7, #4]
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	9300      	str	r3, [sp, #0]
 8009aa2:	460b      	mov	r3, r1
 8009aa4:	4601      	mov	r1, r0
 8009aa6:	205a      	movs	r0, #90	; 0x5a
 8009aa8:	f003 fdee 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8009aac:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3738      	adds	r7, #56	; 0x38
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	e000ed04 	.word	0xe000ed04

08009abc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b092      	sub	sp, #72	; 0x48
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	60f8      	str	r0, [r7, #12]
 8009ac4:	60b9      	str	r1, [r7, #8]
 8009ac6:	607a      	str	r2, [r7, #4]
 8009ac8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	643b      	str	r3, [r7, #64]	; 0x40

    configASSERT( pxQueue );
 8009ace:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d10a      	bne.n	8009aea <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8009ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad8:	f383 8811 	msr	BASEPRI, r3
 8009adc:	f3bf 8f6f 	isb	sy
 8009ae0:	f3bf 8f4f 	dsb	sy
 8009ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 8009ae6:	bf00      	nop
 8009ae8:	e7fe      	b.n	8009ae8 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d103      	bne.n	8009af8 <xQueueGenericSendFromISR+0x3c>
 8009af0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d101      	bne.n	8009afc <xQueueGenericSendFromISR+0x40>
 8009af8:	2301      	movs	r3, #1
 8009afa:	e000      	b.n	8009afe <xQueueGenericSendFromISR+0x42>
 8009afc:	2300      	movs	r3, #0
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d10a      	bne.n	8009b18 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8009b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b06:	f383 8811 	msr	BASEPRI, r3
 8009b0a:	f3bf 8f6f 	isb	sy
 8009b0e:	f3bf 8f4f 	dsb	sy
 8009b12:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8009b14:	bf00      	nop
 8009b16:	e7fe      	b.n	8009b16 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d103      	bne.n	8009b26 <xQueueGenericSendFromISR+0x6a>
 8009b1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d101      	bne.n	8009b2a <xQueueGenericSendFromISR+0x6e>
 8009b26:	2301      	movs	r3, #1
 8009b28:	e000      	b.n	8009b2c <xQueueGenericSendFromISR+0x70>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d10a      	bne.n	8009b46 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8009b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b34:	f383 8811 	msr	BASEPRI, r3
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	f3bf 8f4f 	dsb	sy
 8009b40:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8009b42:	bf00      	nop
 8009b44:	e7fe      	b.n	8009b44 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b46:	f002 fda1 	bl	800c68c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8009b4a:	f3ef 8211 	mrs	r2, BASEPRI
 8009b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b52:	f383 8811 	msr	BASEPRI, r3
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	f3bf 8f4f 	dsb	sy
 8009b5e:	623a      	str	r2, [r7, #32]
 8009b60:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8009b62:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b64:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d302      	bcc.n	8009b78 <xQueueGenericSendFromISR+0xbc>
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	2b02      	cmp	r3, #2
 8009b76:	d150      	bne.n	8009c1a <xQueueGenericSendFromISR+0x15e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8009b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b7e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b86:	637b      	str	r3, [r7, #52]	; 0x34

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8009b88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f004 fb1c 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009b90:	4601      	mov	r1, r0
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	461a      	mov	r2, r3
 8009b96:	2060      	movs	r0, #96	; 0x60
 8009b98:	f003 fca6 	bl	800d4e8 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	68b9      	ldr	r1, [r7, #8]
 8009ba0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009ba2:	f000 f961 	bl	8009e68 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8009ba6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8009baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bae:	d112      	bne.n	8009bd6 <xQueueGenericSendFromISR+0x11a>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d02d      	beq.n	8009c14 <xQueueGenericSendFromISR+0x158>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009bb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bba:	3324      	adds	r3, #36	; 0x24
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f001 f99b 	bl	800aef8 <xTaskRemoveFromEventList>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d025      	beq.n	8009c14 <xQueueGenericSendFromISR+0x158>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d022      	beq.n	8009c14 <xQueueGenericSendFromISR+0x158>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	601a      	str	r2, [r3, #0]
 8009bd4:	e01e      	b.n	8009c14 <xQueueGenericSendFromISR+0x158>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8009bd6:	f000 ff93 	bl	800ab00 <uxTaskGetNumberOfTasks>
 8009bda:	6338      	str	r0, [r7, #48]	; 0x30
 8009bdc:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8009be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d916      	bls.n	8009c14 <xQueueGenericSendFromISR+0x158>
 8009be6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8009bea:	2b7f      	cmp	r3, #127	; 0x7f
 8009bec:	d10a      	bne.n	8009c04 <xQueueGenericSendFromISR+0x148>
        __asm volatile
 8009bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf2:	f383 8811 	msr	BASEPRI, r3
 8009bf6:	f3bf 8f6f 	isb	sy
 8009bfa:	f3bf 8f4f 	dsb	sy
 8009bfe:	61bb      	str	r3, [r7, #24]
    }
 8009c00:	bf00      	nop
 8009c02:	e7fe      	b.n	8009c02 <xQueueGenericSendFromISR+0x146>
 8009c04:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009c08:	3301      	adds	r3, #1
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	b25a      	sxtb	r2, r3
 8009c0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8009c14:	2301      	movs	r3, #1
 8009c16:	647b      	str	r3, [r7, #68]	; 0x44
        {
 8009c18:	e00b      	b.n	8009c32 <xQueueGenericSendFromISR+0x176>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8009c1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f004 fad3 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009c22:	4601      	mov	r1, r0
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	461a      	mov	r2, r3
 8009c28:	2060      	movs	r0, #96	; 0x60
 8009c2a:	f003 fc5d 	bl	800d4e8 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	647b      	str	r3, [r7, #68]	; 0x44
 8009c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c34:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8009c3c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009c3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3748      	adds	r7, #72	; 0x48
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009c48:	b590      	push	{r4, r7, lr}
 8009c4a:	b08f      	sub	sp, #60	; 0x3c
 8009c4c:	af02      	add	r7, sp, #8
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009c54:	2300      	movs	r3, #0
 8009c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10a      	bne.n	8009c78 <xQueueReceive+0x30>
        __asm volatile
 8009c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
 8009c72:	623b      	str	r3, [r7, #32]
    }
 8009c74:	bf00      	nop
 8009c76:	e7fe      	b.n	8009c76 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d103      	bne.n	8009c86 <xQueueReceive+0x3e>
 8009c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d101      	bne.n	8009c8a <xQueueReceive+0x42>
 8009c86:	2301      	movs	r3, #1
 8009c88:	e000      	b.n	8009c8c <xQueueReceive+0x44>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d10a      	bne.n	8009ca6 <xQueueReceive+0x5e>
        __asm volatile
 8009c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c94:	f383 8811 	msr	BASEPRI, r3
 8009c98:	f3bf 8f6f 	isb	sy
 8009c9c:	f3bf 8f4f 	dsb	sy
 8009ca0:	61fb      	str	r3, [r7, #28]
    }
 8009ca2:	bf00      	nop
 8009ca4:	e7fe      	b.n	8009ca4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009ca6:	f001 fb3b 	bl	800b320 <xTaskGetSchedulerState>
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d102      	bne.n	8009cb6 <xQueueReceive+0x6e>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <xQueueReceive+0x72>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e000      	b.n	8009cbc <xQueueReceive+0x74>
 8009cba:	2300      	movs	r3, #0
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d10a      	bne.n	8009cd6 <xQueueReceive+0x8e>
        __asm volatile
 8009cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc4:	f383 8811 	msr	BASEPRI, r3
 8009cc8:	f3bf 8f6f 	isb	sy
 8009ccc:	f3bf 8f4f 	dsb	sy
 8009cd0:	61bb      	str	r3, [r7, #24]
    }
 8009cd2:	bf00      	nop
 8009cd4:	e7fe      	b.n	8009cd4 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009cd6:	f002 fbef 	bl	800c4b8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cde:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d02f      	beq.n	8009d46 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009ce6:	68b9      	ldr	r1, [r7, #8]
 8009ce8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cea:	f000 f927 	bl	8009f3c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8009cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f004 fa69 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009cf6:	4604      	mov	r4, r0
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	f004 fa65 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2101      	movs	r1, #1
 8009d04:	9100      	str	r1, [sp, #0]
 8009d06:	4621      	mov	r1, r4
 8009d08:	205c      	movs	r0, #92	; 0x5c
 8009d0a:	f003 fcbd 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d10:	1e5a      	subs	r2, r3, #1
 8009d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d14:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d18:	691b      	ldr	r3, [r3, #16]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00f      	beq.n	8009d3e <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d20:	3310      	adds	r3, #16
 8009d22:	4618      	mov	r0, r3
 8009d24:	f001 f8e8 	bl	800aef8 <xTaskRemoveFromEventList>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d007      	beq.n	8009d3e <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009d2e:	4b4d      	ldr	r3, [pc, #308]	; (8009e64 <xQueueReceive+0x21c>)
 8009d30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d34:	601a      	str	r2, [r3, #0]
 8009d36:	f3bf 8f4f 	dsb	sy
 8009d3a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009d3e:	f002 fbeb 	bl	800c518 <vPortExitCritical>
                return pdPASS;
 8009d42:	2301      	movs	r3, #1
 8009d44:	e08a      	b.n	8009e5c <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d113      	bne.n	8009d74 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009d4c:	f002 fbe4 	bl	800c518 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d52:	4618      	mov	r0, r3
 8009d54:	f004 fa38 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009d58:	4604      	mov	r4, r0
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	f004 fa34 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009d60:	4602      	mov	r2, r0
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2101      	movs	r1, #1
 8009d66:	9100      	str	r1, [sp, #0]
 8009d68:	4621      	mov	r1, r4
 8009d6a:	205c      	movs	r0, #92	; 0x5c
 8009d6c:	f003 fc8c 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8009d70:	2300      	movs	r3, #0
 8009d72:	e073      	b.n	8009e5c <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d106      	bne.n	8009d88 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009d7a:	f107 0310 	add.w	r3, r7, #16
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f001 f992 	bl	800b0a8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009d84:	2301      	movs	r3, #1
 8009d86:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009d88:	f002 fbc6 	bl	800c518 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009d8c:	f000 fd9a 	bl	800a8c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009d90:	f002 fb92 	bl	800c4b8 <vPortEnterCritical>
 8009d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d96:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d9a:	b25b      	sxtb	r3, r3
 8009d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009da0:	d103      	bne.n	8009daa <xQueueReceive+0x162>
 8009da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009da4:	2200      	movs	r2, #0
 8009da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009db0:	b25b      	sxtb	r3, r3
 8009db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009db6:	d103      	bne.n	8009dc0 <xQueueReceive+0x178>
 8009db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009dc0:	f002 fbaa 	bl	800c518 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009dc4:	1d3a      	adds	r2, r7, #4
 8009dc6:	f107 0310 	add.w	r3, r7, #16
 8009dca:	4611      	mov	r1, r2
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f001 f981 	bl	800b0d4 <xTaskCheckForTimeOut>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d124      	bne.n	8009e22 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009dd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009dda:	f000 f927 	bl	800a02c <prvIsQueueEmpty>
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d018      	beq.n	8009e16 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de6:	3324      	adds	r3, #36	; 0x24
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	4611      	mov	r1, r2
 8009dec:	4618      	mov	r0, r3
 8009dee:	f001 f817 	bl	800ae20 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009df2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009df4:	f000 f8c8 	bl	8009f88 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8009df8:	f000 fd72 	bl	800a8e0 <xTaskResumeAll>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	f47f af69 	bne.w	8009cd6 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8009e04:	4b17      	ldr	r3, [pc, #92]	; (8009e64 <xQueueReceive+0x21c>)
 8009e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e0a:	601a      	str	r2, [r3, #0]
 8009e0c:	f3bf 8f4f 	dsb	sy
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	e75f      	b.n	8009cd6 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8009e16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e18:	f000 f8b6 	bl	8009f88 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009e1c:	f000 fd60 	bl	800a8e0 <xTaskResumeAll>
 8009e20:	e759      	b.n	8009cd6 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8009e22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e24:	f000 f8b0 	bl	8009f88 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009e28:	f000 fd5a 	bl	800a8e0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e2e:	f000 f8fd 	bl	800a02c <prvIsQueueEmpty>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	f43f af4e 	beq.w	8009cd6 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f004 f9c3 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009e42:	4604      	mov	r4, r0
 8009e44:	2000      	movs	r0, #0
 8009e46:	f004 f9bf 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2101      	movs	r1, #1
 8009e50:	9100      	str	r1, [sp, #0]
 8009e52:	4621      	mov	r1, r4
 8009e54:	205c      	movs	r0, #92	; 0x5c
 8009e56:	f003 fc17 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8009e5a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3734      	adds	r7, #52	; 0x34
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd90      	pop	{r4, r7, pc}
 8009e64:	e000ed04 	.word	0xe000ed04

08009e68 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b086      	sub	sp, #24
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	60f8      	str	r0, [r7, #12]
 8009e70:	60b9      	str	r1, [r7, #8]
 8009e72:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8009e74:	2300      	movs	r3, #0
 8009e76:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e7c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d10d      	bne.n	8009ea2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d14d      	bne.n	8009f2a <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	4618      	mov	r0, r3
 8009e94:	f001 fa62 	bl	800b35c <xTaskPriorityDisinherit>
 8009e98:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	609a      	str	r2, [r3, #8]
 8009ea0:	e043      	b.n	8009f2a <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d119      	bne.n	8009edc <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	6858      	ldr	r0, [r3, #4]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	68b9      	ldr	r1, [r7, #8]
 8009eb4:	f005 f98f 	bl	800f1d6 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	685a      	ldr	r2, [r3, #4]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec0:	441a      	add	r2, r3
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	685a      	ldr	r2, [r3, #4]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d32b      	bcc.n	8009f2a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681a      	ldr	r2, [r3, #0]
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	605a      	str	r2, [r3, #4]
 8009eda:	e026      	b.n	8009f2a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	68d8      	ldr	r0, [r3, #12]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	68b9      	ldr	r1, [r7, #8]
 8009ee8:	f005 f975 	bl	800f1d6 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	68da      	ldr	r2, [r3, #12]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef4:	425b      	negs	r3, r3
 8009ef6:	441a      	add	r2, r3
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	68da      	ldr	r2, [r3, #12]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	429a      	cmp	r2, r3
 8009f06:	d207      	bcs.n	8009f18 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	689a      	ldr	r2, [r3, #8]
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f10:	425b      	negs	r3, r3
 8009f12:	441a      	add	r2, r3
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2b02      	cmp	r3, #2
 8009f1c:	d105      	bne.n	8009f2a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d002      	beq.n	8009f2a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	3b01      	subs	r3, #1
 8009f28:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	1c5a      	adds	r2, r3, #1
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8009f32:	697b      	ldr	r3, [r7, #20]
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3718      	adds	r7, #24
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b082      	sub	sp, #8
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d018      	beq.n	8009f80 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	68da      	ldr	r2, [r3, #12]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f56:	441a      	add	r2, r3
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	68da      	ldr	r2, [r3, #12]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d303      	bcc.n	8009f70 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	68d9      	ldr	r1, [r3, #12]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f78:	461a      	mov	r2, r3
 8009f7a:	6838      	ldr	r0, [r7, #0]
 8009f7c:	f005 f92b 	bl	800f1d6 <memcpy>
    }
}
 8009f80:	bf00      	nop
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8009f90:	f002 fa92 	bl	800c4b8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f9a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f9c:	e011      	b.n	8009fc2 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d012      	beq.n	8009fcc <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	3324      	adds	r3, #36	; 0x24
 8009faa:	4618      	mov	r0, r3
 8009fac:	f000 ffa4 	bl	800aef8 <xTaskRemoveFromEventList>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d001      	beq.n	8009fba <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8009fb6:	f001 f8f3 	bl	800b1a0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8009fba:	7bfb      	ldrb	r3, [r7, #15]
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	dce9      	bgt.n	8009f9e <prvUnlockQueue+0x16>
 8009fca:	e000      	b.n	8009fce <prvUnlockQueue+0x46>
                    break;
 8009fcc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	22ff      	movs	r2, #255	; 0xff
 8009fd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8009fd6:	f002 fa9f 	bl	800c518 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8009fda:	f002 fa6d 	bl	800c4b8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009fe4:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fe6:	e011      	b.n	800a00c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	691b      	ldr	r3, [r3, #16]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d012      	beq.n	800a016 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	3310      	adds	r3, #16
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f000 ff7f 	bl	800aef8 <xTaskRemoveFromEventList>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d001      	beq.n	800a004 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800a000:	f001 f8ce 	bl	800b1a0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800a004:	7bbb      	ldrb	r3, [r7, #14]
 800a006:	3b01      	subs	r3, #1
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800a00c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a010:	2b00      	cmp	r3, #0
 800a012:	dce9      	bgt.n	8009fe8 <prvUnlockQueue+0x60>
 800a014:	e000      	b.n	800a018 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800a016:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	22ff      	movs	r2, #255	; 0xff
 800a01c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800a020:	f002 fa7a 	bl	800c518 <vPortExitCritical>
}
 800a024:	bf00      	nop
 800a026:	3710      	adds	r7, #16
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800a034:	f002 fa40 	bl	800c4b8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d102      	bne.n	800a046 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800a040:	2301      	movs	r3, #1
 800a042:	60fb      	str	r3, [r7, #12]
 800a044:	e001      	b.n	800a04a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800a046:	2300      	movs	r3, #0
 800a048:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800a04a:	f002 fa65 	bl	800c518 <vPortExitCritical>

    return xReturn;
 800a04e:	68fb      	ldr	r3, [r7, #12]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3710      	adds	r7, #16
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800a060:	f002 fa2a 	bl	800c4b8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d102      	bne.n	800a076 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800a070:	2301      	movs	r3, #1
 800a072:	60fb      	str	r3, [r7, #12]
 800a074:	e001      	b.n	800a07a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800a076:	2300      	movs	r3, #0
 800a078:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800a07a:	f002 fa4d 	bl	800c518 <vPortExitCritical>

    return xReturn;
 800a07e:	68fb      	ldr	r3, [r7, #12]
}
 800a080:	4618      	mov	r0, r3
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800a088:	b580      	push	{r7, lr}
 800a08a:	b086      	sub	sp, #24
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800a092:	2300      	movs	r3, #0
 800a094:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d10a      	bne.n	800a0b2 <vQueueAddToRegistry+0x2a>
        __asm volatile
 800a09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a0:	f383 8811 	msr	BASEPRI, r3
 800a0a4:	f3bf 8f6f 	isb	sy
 800a0a8:	f3bf 8f4f 	dsb	sy
 800a0ac:	60fb      	str	r3, [r7, #12]
    }
 800a0ae:	bf00      	nop
 800a0b0:	e7fe      	b.n	800a0b0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d024      	beq.n	800a102 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	617b      	str	r3, [r7, #20]
 800a0bc:	e01e      	b.n	800a0fc <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800a0be:	4a1c      	ldr	r2, [pc, #112]	; (800a130 <vQueueAddToRegistry+0xa8>)
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	00db      	lsls	r3, r3, #3
 800a0c4:	4413      	add	r3, r2
 800a0c6:	685b      	ldr	r3, [r3, #4]
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d105      	bne.n	800a0da <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	00db      	lsls	r3, r3, #3
 800a0d2:	4a17      	ldr	r2, [pc, #92]	; (800a130 <vQueueAddToRegistry+0xa8>)
 800a0d4:	4413      	add	r3, r2
 800a0d6:	613b      	str	r3, [r7, #16]
                    break;
 800a0d8:	e013      	b.n	800a102 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d10a      	bne.n	800a0f6 <vQueueAddToRegistry+0x6e>
 800a0e0:	4a13      	ldr	r2, [pc, #76]	; (800a130 <vQueueAddToRegistry+0xa8>)
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d104      	bne.n	800a0f6 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	00db      	lsls	r3, r3, #3
 800a0f0:	4a0f      	ldr	r2, [pc, #60]	; (800a130 <vQueueAddToRegistry+0xa8>)
 800a0f2:	4413      	add	r3, r2
 800a0f4:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	617b      	str	r3, [r7, #20]
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	2b07      	cmp	r3, #7
 800a100:	d9dd      	bls.n	800a0be <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d00f      	beq.n	800a128 <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	683a      	ldr	r2, [r7, #0]
 800a10c:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	4618      	mov	r0, r3
 800a118:	f004 f856 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 800a11c:	4601      	mov	r1, r0
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	461a      	mov	r2, r3
 800a122:	2071      	movs	r0, #113	; 0x71
 800a124:	f003 f9e0 	bl	800d4e8 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 800a128:	bf00      	nop
 800a12a:	3718      	adds	r7, #24
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}
 800a130:	200008f8 	.word	0x200008f8

0800a134 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800a134:	b580      	push	{r7, lr}
 800a136:	b086      	sub	sp, #24
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800a144:	f002 f9b8 	bl	800c4b8 <vPortEnterCritical>
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a14e:	b25b      	sxtb	r3, r3
 800a150:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a154:	d103      	bne.n	800a15e <vQueueWaitForMessageRestricted+0x2a>
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	2200      	movs	r2, #0
 800a15a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a164:	b25b      	sxtb	r3, r3
 800a166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a16a:	d103      	bne.n	800a174 <vQueueWaitForMessageRestricted+0x40>
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	2200      	movs	r2, #0
 800a170:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a174:	f002 f9d0 	bl	800c518 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d106      	bne.n	800a18e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	3324      	adds	r3, #36	; 0x24
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	68b9      	ldr	r1, [r7, #8]
 800a188:	4618      	mov	r0, r3
 800a18a:	f000 fe6d 	bl	800ae68 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800a18e:	6978      	ldr	r0, [r7, #20]
 800a190:	f7ff fefa 	bl	8009f88 <prvUnlockQueue>
    }
 800a194:	bf00      	nop
 800a196:	3718      	adds	r7, #24
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b08c      	sub	sp, #48	; 0x30
 800a1a0:	af04      	add	r7, sp, #16
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	603b      	str	r3, [r7, #0]
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a1ac:	88fb      	ldrh	r3, [r7, #6]
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f002 faab 	bl	800c70c <pvPortMalloc>
 800a1b6:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d013      	beq.n	800a1e6 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a1be:	2058      	movs	r0, #88	; 0x58
 800a1c0:	f002 faa4 	bl	800c70c <pvPortMalloc>
 800a1c4:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800a1c6:	69fb      	ldr	r3, [r7, #28]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d008      	beq.n	800a1de <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800a1cc:	2258      	movs	r2, #88	; 0x58
 800a1ce:	2100      	movs	r1, #0
 800a1d0:	69f8      	ldr	r0, [r7, #28]
 800a1d2:	f004 ff92 	bl	800f0fa <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800a1d6:	69fb      	ldr	r3, [r7, #28]
 800a1d8:	697a      	ldr	r2, [r7, #20]
 800a1da:	631a      	str	r2, [r3, #48]	; 0x30
 800a1dc:	e005      	b.n	800a1ea <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800a1de:	6978      	ldr	r0, [r7, #20]
 800a1e0:	f002 fb4e 	bl	800c880 <vPortFree>
 800a1e4:	e001      	b.n	800a1ea <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800a1ea:	69fb      	ldr	r3, [r7, #28]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d013      	beq.n	800a218 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a1f0:	88fa      	ldrh	r2, [r7, #6]
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	9303      	str	r3, [sp, #12]
 800a1f6:	69fb      	ldr	r3, [r7, #28]
 800a1f8:	9302      	str	r3, [sp, #8]
 800a1fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1fc:	9301      	str	r3, [sp, #4]
 800a1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a200:	9300      	str	r3, [sp, #0]
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	68b9      	ldr	r1, [r7, #8]
 800a206:	68f8      	ldr	r0, [r7, #12]
 800a208:	f000 f80e 	bl	800a228 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800a20c:	69f8      	ldr	r0, [r7, #28]
 800a20e:	f000 f899 	bl	800a344 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800a212:	2301      	movs	r3, #1
 800a214:	61bb      	str	r3, [r7, #24]
 800a216:	e002      	b.n	800a21e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a218:	f04f 33ff 	mov.w	r3, #4294967295
 800a21c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800a21e:	69bb      	ldr	r3, [r7, #24]
    }
 800a220:	4618      	mov	r0, r3
 800a222:	3720      	adds	r7, #32
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b088      	sub	sp, #32
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	60f8      	str	r0, [r7, #12]
 800a230:	60b9      	str	r1, [r7, #8]
 800a232:	607a      	str	r2, [r7, #4]
 800a234:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a238:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	461a      	mov	r2, r3
 800a240:	21a5      	movs	r1, #165	; 0xa5
 800a242:	f004 ff5a 	bl	800f0fa <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a248:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a250:	3b01      	subs	r3, #1
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	4413      	add	r3, r2
 800a256:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a258:	69bb      	ldr	r3, [r7, #24]
 800a25a:	f023 0307 	bic.w	r3, r3, #7
 800a25e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	f003 0307 	and.w	r3, r3, #7
 800a266:	2b00      	cmp	r3, #0
 800a268:	d00a      	beq.n	800a280 <prvInitialiseNewTask+0x58>
        __asm volatile
 800a26a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a26e:	f383 8811 	msr	BASEPRI, r3
 800a272:	f3bf 8f6f 	isb	sy
 800a276:	f3bf 8f4f 	dsb	sy
 800a27a:	617b      	str	r3, [r7, #20]
    }
 800a27c:	bf00      	nop
 800a27e:	e7fe      	b.n	800a27e <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d01e      	beq.n	800a2c4 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a286:	2300      	movs	r3, #0
 800a288:	61fb      	str	r3, [r7, #28]
 800a28a:	e012      	b.n	800a2b2 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a28c:	68ba      	ldr	r2, [r7, #8]
 800a28e:	69fb      	ldr	r3, [r7, #28]
 800a290:	4413      	add	r3, r2
 800a292:	7819      	ldrb	r1, [r3, #0]
 800a294:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a296:	69fb      	ldr	r3, [r7, #28]
 800a298:	4413      	add	r3, r2
 800a29a:	3334      	adds	r3, #52	; 0x34
 800a29c:	460a      	mov	r2, r1
 800a29e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800a2a0:	68ba      	ldr	r2, [r7, #8]
 800a2a2:	69fb      	ldr	r3, [r7, #28]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	781b      	ldrb	r3, [r3, #0]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d006      	beq.n	800a2ba <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	61fb      	str	r3, [r7, #28]
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	2b09      	cmp	r3, #9
 800a2b6:	d9e9      	bls.n	800a28c <prvInitialiseNewTask+0x64>
 800a2b8:	e000      	b.n	800a2bc <prvInitialiseNewTask+0x94>
            {
                break;
 800a2ba:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a2bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2be:	2200      	movs	r2, #0
 800a2c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800a2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c6:	2b04      	cmp	r3, #4
 800a2c8:	d90a      	bls.n	800a2e0 <prvInitialiseNewTask+0xb8>
        __asm volatile
 800a2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ce:	f383 8811 	msr	BASEPRI, r3
 800a2d2:	f3bf 8f6f 	isb	sy
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	613b      	str	r3, [r7, #16]
    }
 800a2dc:	bf00      	nop
 800a2de:	e7fe      	b.n	800a2de <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e2:	2b04      	cmp	r3, #4
 800a2e4:	d901      	bls.n	800a2ea <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a2e6:	2304      	movs	r3, #4
 800a2e8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800a2ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2ee:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800a2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2f4:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a2f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7ff f91c 	bl	8009538 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a302:	3318      	adds	r3, #24
 800a304:	4618      	mov	r0, r3
 800a306:	f7ff f917 	bl	8009538 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a30a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a30c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a30e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a312:	f1c3 0205 	rsb	r2, r3, #5
 800a316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a318:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a31e:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a320:	683a      	ldr	r2, [r7, #0]
 800a322:	68f9      	ldr	r1, [r7, #12]
 800a324:	69b8      	ldr	r0, [r7, #24]
 800a326:	f001 ff9b 	bl	800c260 <pxPortInitialiseStack>
 800a32a:	4602      	mov	r2, r0
 800a32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800a330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a332:	2b00      	cmp	r3, #0
 800a334:	d002      	beq.n	800a33c <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a33a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800a33c:	bf00      	nop
 800a33e:	3720      	adds	r7, #32
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}

0800a344 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800a344:	b5b0      	push	{r4, r5, r7, lr}
 800a346:	b086      	sub	sp, #24
 800a348:	af02      	add	r7, sp, #8
 800a34a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800a34c:	f002 f8b4 	bl	800c4b8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800a350:	4b4f      	ldr	r3, [pc, #316]	; (800a490 <prvAddNewTaskToReadyList+0x14c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	3301      	adds	r3, #1
 800a356:	4a4e      	ldr	r2, [pc, #312]	; (800a490 <prvAddNewTaskToReadyList+0x14c>)
 800a358:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800a35a:	4b4e      	ldr	r3, [pc, #312]	; (800a494 <prvAddNewTaskToReadyList+0x150>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d109      	bne.n	800a376 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800a362:	4a4c      	ldr	r2, [pc, #304]	; (800a494 <prvAddNewTaskToReadyList+0x150>)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a368:	4b49      	ldr	r3, [pc, #292]	; (800a490 <prvAddNewTaskToReadyList+0x14c>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d110      	bne.n	800a392 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800a370:	f000 ff3c 	bl	800b1ec <prvInitialiseTaskLists>
 800a374:	e00d      	b.n	800a392 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800a376:	4b48      	ldr	r3, [pc, #288]	; (800a498 <prvAddNewTaskToReadyList+0x154>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d109      	bne.n	800a392 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a37e:	4b45      	ldr	r3, [pc, #276]	; (800a494 <prvAddNewTaskToReadyList+0x150>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a388:	429a      	cmp	r2, r3
 800a38a:	d802      	bhi.n	800a392 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800a38c:	4a41      	ldr	r2, [pc, #260]	; (800a494 <prvAddNewTaskToReadyList+0x150>)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800a392:	4b42      	ldr	r3, [pc, #264]	; (800a49c <prvAddNewTaskToReadyList+0x158>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	3301      	adds	r3, #1
 800a398:	4a40      	ldr	r2, [pc, #256]	; (800a49c <prvAddNewTaskToReadyList+0x158>)
 800a39a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a39c:	4b3f      	ldr	r3, [pc, #252]	; (800a49c <prvAddNewTaskToReadyList+0x158>)
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d016      	beq.n	800a3d8 <prvAddNewTaskToReadyList+0x94>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f003 fde5 	bl	800df7c <SEGGER_SYSVIEW_OnTaskCreate>
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3c2:	461d      	mov	r5, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	461c      	mov	r4, r3
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3ce:	1ae3      	subs	r3, r4, r3
 800a3d0:	9300      	str	r3, [sp, #0]
 800a3d2:	462b      	mov	r3, r5
 800a3d4:	f002 fb66 	bl	800caa4 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f003 fe52 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	409a      	lsls	r2, r3
 800a3e8:	4b2d      	ldr	r3, [pc, #180]	; (800a4a0 <prvAddNewTaskToReadyList+0x15c>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	4a2c      	ldr	r2, [pc, #176]	; (800a4a0 <prvAddNewTaskToReadyList+0x15c>)
 800a3f0:	6013      	str	r3, [r2, #0]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3f6:	492b      	ldr	r1, [pc, #172]	; (800a4a4 <prvAddNewTaskToReadyList+0x160>)
 800a3f8:	4613      	mov	r3, r2
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	4413      	add	r3, r2
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	440b      	add	r3, r1
 800a402:	3304      	adds	r3, #4
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	60fb      	str	r3, [r7, #12]
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	68fa      	ldr	r2, [r7, #12]
 800a40c:	609a      	str	r2, [r3, #8]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	689a      	ldr	r2, [r3, #8]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	60da      	str	r2, [r3, #12]
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	689b      	ldr	r3, [r3, #8]
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	3204      	adds	r2, #4
 800a41e:	605a      	str	r2, [r3, #4]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	1d1a      	adds	r2, r3, #4
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	609a      	str	r2, [r3, #8]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a42c:	4613      	mov	r3, r2
 800a42e:	009b      	lsls	r3, r3, #2
 800a430:	4413      	add	r3, r2
 800a432:	009b      	lsls	r3, r3, #2
 800a434:	4a1b      	ldr	r2, [pc, #108]	; (800a4a4 <prvAddNewTaskToReadyList+0x160>)
 800a436:	441a      	add	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	615a      	str	r2, [r3, #20]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a440:	4918      	ldr	r1, [pc, #96]	; (800a4a4 <prvAddNewTaskToReadyList+0x160>)
 800a442:	4613      	mov	r3, r2
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	4413      	add	r3, r2
 800a448:	009b      	lsls	r3, r3, #2
 800a44a:	440b      	add	r3, r1
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	1c59      	adds	r1, r3, #1
 800a450:	4814      	ldr	r0, [pc, #80]	; (800a4a4 <prvAddNewTaskToReadyList+0x160>)
 800a452:	4613      	mov	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	4413      	add	r3, r2
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	4403      	add	r3, r0
 800a45c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800a45e:	f002 f85b 	bl	800c518 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800a462:	4b0d      	ldr	r3, [pc, #52]	; (800a498 <prvAddNewTaskToReadyList+0x154>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d00e      	beq.n	800a488 <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a46a:	4b0a      	ldr	r3, [pc, #40]	; (800a494 <prvAddNewTaskToReadyList+0x150>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a474:	429a      	cmp	r2, r3
 800a476:	d207      	bcs.n	800a488 <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800a478:	4b0b      	ldr	r3, [pc, #44]	; (800a4a8 <prvAddNewTaskToReadyList+0x164>)
 800a47a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a47e:	601a      	str	r2, [r3, #0]
 800a480:	f3bf 8f4f 	dsb	sy
 800a484:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800a488:	bf00      	nop
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bdb0      	pop	{r4, r5, r7, pc}
 800a490:	20000a10 	.word	0x20000a10
 800a494:	20000938 	.word	0x20000938
 800a498:	20000a1c 	.word	0x20000a1c
 800a49c:	20000a2c 	.word	0x20000a2c
 800a4a0:	20000a18 	.word	0x20000a18
 800a4a4:	2000093c 	.word	0x2000093c
 800a4a8:	e000ed04 	.word	0xe000ed04

0800a4ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d01b      	beq.n	800a4f6 <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800a4be:	4b15      	ldr	r3, [pc, #84]	; (800a514 <vTaskDelay+0x68>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d00a      	beq.n	800a4dc <vTaskDelay+0x30>
        __asm volatile
 800a4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	60bb      	str	r3, [r7, #8]
    }
 800a4d8:	bf00      	nop
 800a4da:	e7fe      	b.n	800a4da <vTaskDelay+0x2e>
            vTaskSuspendAll();
 800a4dc:	f000 f9f2 	bl	800a8c4 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 800a4e0:	6879      	ldr	r1, [r7, #4]
 800a4e2:	2023      	movs	r0, #35	; 0x23
 800a4e4:	f002 ffc4 	bl	800d470 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a4e8:	2100      	movs	r1, #0
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f001 fb0c 	bl	800bb08 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800a4f0:	f000 f9f6 	bl	800a8e0 <xTaskResumeAll>
 800a4f4:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d107      	bne.n	800a50c <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 800a4fc:	4b06      	ldr	r3, [pc, #24]	; (800a518 <vTaskDelay+0x6c>)
 800a4fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	f3bf 8f4f 	dsb	sy
 800a508:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800a50c:	bf00      	nop
 800a50e:	3710      	adds	r7, #16
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}
 800a514:	20000a38 	.word	0x20000a38
 800a518:	e000ed04 	.word	0xe000ed04

0800a51c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b086      	sub	sp, #24
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 800a524:	f001 ffc8 	bl	800c4b8 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d102      	bne.n	800a534 <vTaskSuspend+0x18>
 800a52e:	4b4a      	ldr	r3, [pc, #296]	; (800a658 <vTaskSuspend+0x13c>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	e000      	b.n	800a536 <vTaskSuspend+0x1a>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	613b      	str	r3, [r7, #16]

            traceTASK_SUSPEND( pxTCB );
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	4618      	mov	r0, r3
 800a53c:	f003 fe44 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 800a540:	4603      	mov	r3, r0
 800a542:	4619      	mov	r1, r3
 800a544:	2029      	movs	r0, #41	; 0x29
 800a546:	f002 ff93 	bl	800d470 <SEGGER_SYSVIEW_RecordU32>

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	3304      	adds	r3, #4
 800a54e:	4618      	mov	r0, r3
 800a550:	f7ff f85c 	bl	800960c <uxListRemove>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d115      	bne.n	800a586 <vTaskSuspend+0x6a>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a55e:	493f      	ldr	r1, [pc, #252]	; (800a65c <vTaskSuspend+0x140>)
 800a560:	4613      	mov	r3, r2
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	4413      	add	r3, r2
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	440b      	add	r3, r1
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d10a      	bne.n	800a586 <vTaskSuspend+0x6a>
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a574:	2201      	movs	r2, #1
 800a576:	fa02 f303 	lsl.w	r3, r2, r3
 800a57a:	43da      	mvns	r2, r3
 800a57c:	4b38      	ldr	r3, [pc, #224]	; (800a660 <vTaskSuspend+0x144>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4013      	ands	r3, r2
 800a582:	4a37      	ldr	r2, [pc, #220]	; (800a660 <vTaskSuspend+0x144>)
 800a584:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d004      	beq.n	800a598 <vTaskSuspend+0x7c>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	3318      	adds	r3, #24
 800a592:	4618      	mov	r0, r3
 800a594:	f7ff f83a 	bl	800960c <uxListRemove>
            }
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
			traceMOVED_TASK_TO_SUSPENDED_LIST(pxTCB);
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	211b      	movs	r1, #27
 800a59c:	4618      	mov	r0, r3
 800a59e:	f003 fdb3 	bl	800e108 <SEGGER_SYSVIEW_OnTaskStopReady>
            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	3304      	adds	r3, #4
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	482e      	ldr	r0, [pc, #184]	; (800a664 <vTaskSuspend+0x148>)
 800a5aa:	f7fe ffd2 	bl	8009552 <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
            {
                BaseType_t x;

                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	617b      	str	r3, [r7, #20]
 800a5b2:	e010      	b.n	800a5d6 <vTaskSuspend+0xba>
                {
                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 800a5b4:	693a      	ldr	r2, [r7, #16]
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	3354      	adds	r3, #84	; 0x54
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	b2db      	uxtb	r3, r3
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d105      	bne.n	800a5d0 <vTaskSuspend+0xb4>
                    {
                        /* The task was blocked to wait for a notification, but is
                         * now suspended, so no notification was received. */
                        pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 800a5c4:	693a      	ldr	r2, [r7, #16]
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	4413      	add	r3, r2
 800a5ca:	3354      	adds	r3, #84	; 0x54
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	701a      	strb	r2, [r3, #0]
                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	617b      	str	r3, [r7, #20]
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	ddeb      	ble.n	800a5b4 <vTaskSuspend+0x98>
                    }
                }
            }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 800a5dc:	f001 ff9c 	bl	800c518 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800a5e0:	4b21      	ldr	r3, [pc, #132]	; (800a668 <vTaskSuspend+0x14c>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d005      	beq.n	800a5f4 <vTaskSuspend+0xd8>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 800a5e8:	f001 ff66 	bl	800c4b8 <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 800a5ec:	f000 fe7c 	bl	800b2e8 <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 800a5f0:	f001 ff92 	bl	800c518 <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 800a5f4:	4b18      	ldr	r3, [pc, #96]	; (800a658 <vTaskSuspend+0x13c>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	693a      	ldr	r2, [r7, #16]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d127      	bne.n	800a64e <vTaskSuspend+0x132>
        {
            if( xSchedulerRunning != pdFALSE )
 800a5fe:	4b1a      	ldr	r3, [pc, #104]	; (800a668 <vTaskSuspend+0x14c>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d017      	beq.n	800a636 <vTaskSuspend+0x11a>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
 800a606:	4b19      	ldr	r3, [pc, #100]	; (800a66c <vTaskSuspend+0x150>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00a      	beq.n	800a624 <vTaskSuspend+0x108>
        __asm volatile
 800a60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	60fb      	str	r3, [r7, #12]
    }
 800a620:	bf00      	nop
 800a622:	e7fe      	b.n	800a622 <vTaskSuspend+0x106>
                portYIELD_WITHIN_API();
 800a624:	4b12      	ldr	r3, [pc, #72]	; (800a670 <vTaskSuspend+0x154>)
 800a626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a62a:	601a      	str	r2, [r3, #0]
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800a634:	e00b      	b.n	800a64e <vTaskSuspend+0x132>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800a636:	4b0b      	ldr	r3, [pc, #44]	; (800a664 <vTaskSuspend+0x148>)
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	4b0e      	ldr	r3, [pc, #56]	; (800a674 <vTaskSuspend+0x158>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	429a      	cmp	r2, r3
 800a640:	d103      	bne.n	800a64a <vTaskSuspend+0x12e>
                    pxCurrentTCB = NULL;
 800a642:	4b05      	ldr	r3, [pc, #20]	; (800a658 <vTaskSuspend+0x13c>)
 800a644:	2200      	movs	r2, #0
 800a646:	601a      	str	r2, [r3, #0]
    }
 800a648:	e001      	b.n	800a64e <vTaskSuspend+0x132>
                    vTaskSwitchContext();
 800a64a:	f000 fb7f 	bl	800ad4c <vTaskSwitchContext>
    }
 800a64e:	bf00      	nop
 800a650:	3718      	adds	r7, #24
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	20000938 	.word	0x20000938
 800a65c:	2000093c 	.word	0x2000093c
 800a660:	20000a18 	.word	0x20000a18
 800a664:	200009fc 	.word	0x200009fc
 800a668:	20000a1c 	.word	0x20000a1c
 800a66c:	20000a38 	.word	0x20000a38
 800a670:	e000ed04 	.word	0xe000ed04
 800a674:	20000a10 	.word	0x20000a10

0800a678 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 800a678:	b480      	push	{r7}
 800a67a:	b087      	sub	sp, #28
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 800a680:	2300      	movs	r3, #0
 800a682:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	613b      	str	r3, [r7, #16]

        /* Accesses xPendingReadyList so must be called from a critical
         * section. */

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d10a      	bne.n	800a6a4 <prvTaskIsTaskSuspended+0x2c>
        __asm volatile
 800a68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a692:	f383 8811 	msr	BASEPRI, r3
 800a696:	f3bf 8f6f 	isb	sy
 800a69a:	f3bf 8f4f 	dsb	sy
 800a69e:	60fb      	str	r3, [r7, #12]
    }
 800a6a0:	bf00      	nop
 800a6a2:	e7fe      	b.n	800a6a2 <prvTaskIsTaskSuspended+0x2a>

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	695b      	ldr	r3, [r3, #20]
 800a6a8:	4a0a      	ldr	r2, [pc, #40]	; (800a6d4 <prvTaskIsTaskSuspended+0x5c>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d10a      	bne.n	800a6c4 <prvTaskIsTaskSuspended+0x4c>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6b2:	4a09      	ldr	r2, [pc, #36]	; (800a6d8 <prvTaskIsTaskSuspended+0x60>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d005      	beq.n	800a6c4 <prvTaskIsTaskSuspended+0x4c>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because is is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d101      	bne.n	800a6c4 <prvTaskIsTaskSuspended+0x4c>
                {
                    xReturn = pdTRUE;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800a6c4:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	371c      	adds	r7, #28
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	200009fc 	.word	0x200009fc
 800a6d8:	200009d0 	.word	0x200009d0

0800a6dc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b086      	sub	sp, #24
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	617b      	str	r3, [r7, #20]

        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10a      	bne.n	800a704 <vTaskResume+0x28>
        __asm volatile
 800a6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	60fb      	str	r3, [r7, #12]
    }
 800a700:	bf00      	nop
 800a702:	e7fe      	b.n	800a702 <vTaskResume+0x26>

        /* The parameter cannot be NULL as it is impossible to resume the
         * currently executing task. */
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800a704:	4b3a      	ldr	r3, [pc, #232]	; (800a7f0 <vTaskResume+0x114>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	697a      	ldr	r2, [r7, #20]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d06c      	beq.n	800a7e8 <vTaskResume+0x10c>
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d069      	beq.n	800a7e8 <vTaskResume+0x10c>
        {
            taskENTER_CRITICAL();
 800a714:	f001 fed0 	bl	800c4b8 <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a718:	6978      	ldr	r0, [r7, #20]
 800a71a:	f7ff ffad 	bl	800a678 <prvTaskIsTaskSuspended>
 800a71e:	4603      	mov	r3, r0
 800a720:	2b00      	cmp	r3, #0
 800a722:	d05f      	beq.n	800a7e4 <vTaskResume+0x108>
                {
                    traceTASK_RESUME( pxTCB );
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	4618      	mov	r0, r3
 800a728:	f003 fd4e 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 800a72c:	4603      	mov	r3, r0
 800a72e:	4619      	mov	r1, r3
 800a730:	202a      	movs	r0, #42	; 0x2a
 800a732:	f002 fe9d 	bl	800d470 <SEGGER_SYSVIEW_RecordU32>

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	3304      	adds	r3, #4
 800a73a:	4618      	mov	r0, r3
 800a73c:	f7fe ff66 	bl	800960c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	4618      	mov	r0, r3
 800a744:	f003 fc9e 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a74c:	2201      	movs	r2, #1
 800a74e:	409a      	lsls	r2, r3
 800a750:	4b28      	ldr	r3, [pc, #160]	; (800a7f4 <vTaskResume+0x118>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4313      	orrs	r3, r2
 800a756:	4a27      	ldr	r2, [pc, #156]	; (800a7f4 <vTaskResume+0x118>)
 800a758:	6013      	str	r3, [r2, #0]
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a75e:	4926      	ldr	r1, [pc, #152]	; (800a7f8 <vTaskResume+0x11c>)
 800a760:	4613      	mov	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	4413      	add	r3, r2
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	440b      	add	r3, r1
 800a76a:	3304      	adds	r3, #4
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	613b      	str	r3, [r7, #16]
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	693a      	ldr	r2, [r7, #16]
 800a774:	609a      	str	r2, [r3, #8]
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	689a      	ldr	r2, [r3, #8]
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	60da      	str	r2, [r3, #12]
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	697a      	ldr	r2, [r7, #20]
 800a784:	3204      	adds	r2, #4
 800a786:	605a      	str	r2, [r3, #4]
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	1d1a      	adds	r2, r3, #4
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	609a      	str	r2, [r3, #8]
 800a790:	697b      	ldr	r3, [r7, #20]
 800a792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a794:	4613      	mov	r3, r2
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4a16      	ldr	r2, [pc, #88]	; (800a7f8 <vTaskResume+0x11c>)
 800a79e:	441a      	add	r2, r3
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	615a      	str	r2, [r3, #20]
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7a8:	4913      	ldr	r1, [pc, #76]	; (800a7f8 <vTaskResume+0x11c>)
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	4413      	add	r3, r2
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	440b      	add	r3, r1
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	1c59      	adds	r1, r3, #1
 800a7b8:	480f      	ldr	r0, [pc, #60]	; (800a7f8 <vTaskResume+0x11c>)
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	4413      	add	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4403      	add	r3, r0
 800a7c4:	6019      	str	r1, [r3, #0]

                    /* A higher priority task may have just been resumed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7ca:	4b09      	ldr	r3, [pc, #36]	; (800a7f0 <vTaskResume+0x114>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d307      	bcc.n	800a7e4 <vTaskResume+0x108>
                    {
                        /* This yield may not cause the task just resumed to run,
                         * but will leave the lists in the correct state for the
                         * next yield. */
                        taskYIELD_IF_USING_PREEMPTION();
 800a7d4:	4b09      	ldr	r3, [pc, #36]	; (800a7fc <vTaskResume+0x120>)
 800a7d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7da:	601a      	str	r2, [r3, #0]
 800a7dc:	f3bf 8f4f 	dsb	sy
 800a7e0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 800a7e4:	f001 fe98 	bl	800c518 <vPortExitCritical>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800a7e8:	bf00      	nop
 800a7ea:	3718      	adds	r7, #24
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	20000938 	.word	0x20000938
 800a7f4:	20000a18 	.word	0x20000a18
 800a7f8:	2000093c 	.word	0x2000093c
 800a7fc:	e000ed04 	.word	0xe000ed04

0800a800 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b086      	sub	sp, #24
 800a804:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800a806:	4b27      	ldr	r3, [pc, #156]	; (800a8a4 <vTaskStartScheduler+0xa4>)
 800a808:	9301      	str	r3, [sp, #4]
 800a80a:	2300      	movs	r3, #0
 800a80c:	9300      	str	r3, [sp, #0]
 800a80e:	2300      	movs	r3, #0
 800a810:	2282      	movs	r2, #130	; 0x82
 800a812:	4925      	ldr	r1, [pc, #148]	; (800a8a8 <vTaskStartScheduler+0xa8>)
 800a814:	4825      	ldr	r0, [pc, #148]	; (800a8ac <vTaskStartScheduler+0xac>)
 800a816:	f7ff fcc1 	bl	800a19c <xTaskCreate>
 800a81a:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d102      	bne.n	800a828 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800a822:	f001 f9f1 	bl	800bc08 <xTimerCreateTimerTask>
 800a826:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d124      	bne.n	800a878 <vTaskStartScheduler+0x78>
        __asm volatile
 800a82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a832:	f383 8811 	msr	BASEPRI, r3
 800a836:	f3bf 8f6f 	isb	sy
 800a83a:	f3bf 8f4f 	dsb	sy
 800a83e:	60bb      	str	r3, [r7, #8]
    }
 800a840:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800a842:	4b1b      	ldr	r3, [pc, #108]	; (800a8b0 <vTaskStartScheduler+0xb0>)
 800a844:	f04f 32ff 	mov.w	r2, #4294967295
 800a848:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800a84a:	4b1a      	ldr	r3, [pc, #104]	; (800a8b4 <vTaskStartScheduler+0xb4>)
 800a84c:	2201      	movs	r2, #1
 800a84e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a850:	4b19      	ldr	r3, [pc, #100]	; (800a8b8 <vTaskStartScheduler+0xb8>)
 800a852:	2200      	movs	r2, #0
 800a854:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800a856:	4b19      	ldr	r3, [pc, #100]	; (800a8bc <vTaskStartScheduler+0xbc>)
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	4b12      	ldr	r3, [pc, #72]	; (800a8a4 <vTaskStartScheduler+0xa4>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	429a      	cmp	r2, r3
 800a860:	d102      	bne.n	800a868 <vTaskStartScheduler+0x68>
 800a862:	f003 fb6f 	bl	800df44 <SEGGER_SYSVIEW_OnIdle>
 800a866:	e004      	b.n	800a872 <vTaskStartScheduler+0x72>
 800a868:	4b14      	ldr	r3, [pc, #80]	; (800a8bc <vTaskStartScheduler+0xbc>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4618      	mov	r0, r3
 800a86e:	f003 fbc7 	bl	800e000 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800a872:	f001 fd7f 	bl	800c374 <xPortStartScheduler>
 800a876:	e00e      	b.n	800a896 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a87e:	d10a      	bne.n	800a896 <vTaskStartScheduler+0x96>
        __asm volatile
 800a880:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a884:	f383 8811 	msr	BASEPRI, r3
 800a888:	f3bf 8f6f 	isb	sy
 800a88c:	f3bf 8f4f 	dsb	sy
 800a890:	607b      	str	r3, [r7, #4]
    }
 800a892:	bf00      	nop
 800a894:	e7fe      	b.n	800a894 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800a896:	4b0a      	ldr	r3, [pc, #40]	; (800a8c0 <vTaskStartScheduler+0xc0>)
 800a898:	681b      	ldr	r3, [r3, #0]
}
 800a89a:	bf00      	nop
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	20000a34 	.word	0x20000a34
 800a8a8:	080123b8 	.word	0x080123b8
 800a8ac:	0800b1b9 	.word	0x0800b1b9
 800a8b0:	20000a30 	.word	0x20000a30
 800a8b4:	20000a1c 	.word	0x20000a1c
 800a8b8:	20000a14 	.word	0x20000a14
 800a8bc:	20000938 	.word	0x20000938
 800a8c0:	20000014 	.word	0x20000014

0800a8c4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800a8c8:	4b04      	ldr	r3, [pc, #16]	; (800a8dc <vTaskSuspendAll+0x18>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	4a03      	ldr	r2, [pc, #12]	; (800a8dc <vTaskSuspendAll+0x18>)
 800a8d0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800a8d2:	bf00      	nop
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr
 800a8dc:	20000a38 	.word	0x20000a38

0800a8e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b088      	sub	sp, #32
 800a8e4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800a8ee:	4b73      	ldr	r3, [pc, #460]	; (800aabc <xTaskResumeAll+0x1dc>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d10a      	bne.n	800a90c <xTaskResumeAll+0x2c>
        __asm volatile
 800a8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8fa:	f383 8811 	msr	BASEPRI, r3
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f3bf 8f4f 	dsb	sy
 800a906:	607b      	str	r3, [r7, #4]
    }
 800a908:	bf00      	nop
 800a90a:	e7fe      	b.n	800a90a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800a90c:	f001 fdd4 	bl	800c4b8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800a910:	4b6a      	ldr	r3, [pc, #424]	; (800aabc <xTaskResumeAll+0x1dc>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	3b01      	subs	r3, #1
 800a916:	4a69      	ldr	r2, [pc, #420]	; (800aabc <xTaskResumeAll+0x1dc>)
 800a918:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a91a:	4b68      	ldr	r3, [pc, #416]	; (800aabc <xTaskResumeAll+0x1dc>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f040 80c4 	bne.w	800aaac <xTaskResumeAll+0x1cc>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a924:	4b66      	ldr	r3, [pc, #408]	; (800aac0 <xTaskResumeAll+0x1e0>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	f000 80bf 	beq.w	800aaac <xTaskResumeAll+0x1cc>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a92e:	e08e      	b.n	800aa4e <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a930:	4b64      	ldr	r3, [pc, #400]	; (800aac4 <xTaskResumeAll+0x1e4>)
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a93c:	613b      	str	r3, [r7, #16]
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	69db      	ldr	r3, [r3, #28]
 800a942:	69fa      	ldr	r2, [r7, #28]
 800a944:	6a12      	ldr	r2, [r2, #32]
 800a946:	609a      	str	r2, [r3, #8]
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	6a1b      	ldr	r3, [r3, #32]
 800a94c:	69fa      	ldr	r2, [r7, #28]
 800a94e:	69d2      	ldr	r2, [r2, #28]
 800a950:	605a      	str	r2, [r3, #4]
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	685a      	ldr	r2, [r3, #4]
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	3318      	adds	r3, #24
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d103      	bne.n	800a966 <xTaskResumeAll+0x86>
 800a95e:	69fb      	ldr	r3, [r7, #28]
 800a960:	6a1a      	ldr	r2, [r3, #32]
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	605a      	str	r2, [r3, #4]
 800a966:	69fb      	ldr	r3, [r7, #28]
 800a968:	2200      	movs	r2, #0
 800a96a:	629a      	str	r2, [r3, #40]	; 0x28
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	1e5a      	subs	r2, r3, #1
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	695b      	ldr	r3, [r3, #20]
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	69fa      	ldr	r2, [r7, #28]
 800a982:	68d2      	ldr	r2, [r2, #12]
 800a984:	609a      	str	r2, [r3, #8]
 800a986:	69fb      	ldr	r3, [r7, #28]
 800a988:	68db      	ldr	r3, [r3, #12]
 800a98a:	69fa      	ldr	r2, [r7, #28]
 800a98c:	6892      	ldr	r2, [r2, #8]
 800a98e:	605a      	str	r2, [r3, #4]
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	685a      	ldr	r2, [r3, #4]
 800a994:	69fb      	ldr	r3, [r7, #28]
 800a996:	3304      	adds	r3, #4
 800a998:	429a      	cmp	r2, r3
 800a99a:	d103      	bne.n	800a9a4 <xTaskResumeAll+0xc4>
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	68da      	ldr	r2, [r3, #12]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	605a      	str	r2, [r3, #4]
 800a9a4:	69fb      	ldr	r3, [r7, #28]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	615a      	str	r2, [r3, #20]
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	1e5a      	subs	r2, r3, #1
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f003 fb64 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	409a      	lsls	r2, r3
 800a9c4:	4b40      	ldr	r3, [pc, #256]	; (800aac8 <xTaskResumeAll+0x1e8>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4313      	orrs	r3, r2
 800a9ca:	4a3f      	ldr	r2, [pc, #252]	; (800aac8 <xTaskResumeAll+0x1e8>)
 800a9cc:	6013      	str	r3, [r2, #0]
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9d2:	493e      	ldr	r1, [pc, #248]	; (800aacc <xTaskResumeAll+0x1ec>)
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	4413      	add	r3, r2
 800a9da:	009b      	lsls	r3, r3, #2
 800a9dc:	440b      	add	r3, r1
 800a9de:	3304      	adds	r3, #4
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	60bb      	str	r3, [r7, #8]
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	68ba      	ldr	r2, [r7, #8]
 800a9e8:	609a      	str	r2, [r3, #8]
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	689a      	ldr	r2, [r3, #8]
 800a9ee:	69fb      	ldr	r3, [r7, #28]
 800a9f0:	60da      	str	r2, [r3, #12]
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	69fa      	ldr	r2, [r7, #28]
 800a9f8:	3204      	adds	r2, #4
 800a9fa:	605a      	str	r2, [r3, #4]
 800a9fc:	69fb      	ldr	r3, [r7, #28]
 800a9fe:	1d1a      	adds	r2, r3, #4
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	609a      	str	r2, [r3, #8]
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa08:	4613      	mov	r3, r2
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	4413      	add	r3, r2
 800aa0e:	009b      	lsls	r3, r3, #2
 800aa10:	4a2e      	ldr	r2, [pc, #184]	; (800aacc <xTaskResumeAll+0x1ec>)
 800aa12:	441a      	add	r2, r3
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	615a      	str	r2, [r3, #20]
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa1c:	492b      	ldr	r1, [pc, #172]	; (800aacc <xTaskResumeAll+0x1ec>)
 800aa1e:	4613      	mov	r3, r2
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	4413      	add	r3, r2
 800aa24:	009b      	lsls	r3, r3, #2
 800aa26:	440b      	add	r3, r1
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	1c59      	adds	r1, r3, #1
 800aa2c:	4827      	ldr	r0, [pc, #156]	; (800aacc <xTaskResumeAll+0x1ec>)
 800aa2e:	4613      	mov	r3, r2
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	4413      	add	r3, r2
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4403      	add	r3, r0
 800aa38:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa3e:	4b24      	ldr	r3, [pc, #144]	; (800aad0 <xTaskResumeAll+0x1f0>)
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d302      	bcc.n	800aa4e <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 800aa48:	4b22      	ldr	r3, [pc, #136]	; (800aad4 <xTaskResumeAll+0x1f4>)
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa4e:	4b1d      	ldr	r3, [pc, #116]	; (800aac4 <xTaskResumeAll+0x1e4>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f47f af6c 	bne.w	800a930 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800aa58:	69fb      	ldr	r3, [r7, #28]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800aa5e:	f000 fc43 	bl	800b2e8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aa62:	4b1d      	ldr	r3, [pc, #116]	; (800aad8 <xTaskResumeAll+0x1f8>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d010      	beq.n	800aa90 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800aa6e:	f000 f853 	bl	800ab18 <xTaskIncrementTick>
 800aa72:	4603      	mov	r3, r0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d002      	beq.n	800aa7e <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 800aa78:	4b16      	ldr	r3, [pc, #88]	; (800aad4 <xTaskResumeAll+0x1f4>)
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	3b01      	subs	r3, #1
 800aa82:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d1f1      	bne.n	800aa6e <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 800aa8a:	4b13      	ldr	r3, [pc, #76]	; (800aad8 <xTaskResumeAll+0x1f8>)
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800aa90:	4b10      	ldr	r3, [pc, #64]	; (800aad4 <xTaskResumeAll+0x1f4>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d009      	beq.n	800aaac <xTaskResumeAll+0x1cc>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800aa9c:	4b0f      	ldr	r3, [pc, #60]	; (800aadc <xTaskResumeAll+0x1fc>)
 800aa9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaa2:	601a      	str	r2, [r3, #0]
 800aaa4:	f3bf 8f4f 	dsb	sy
 800aaa8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800aaac:	f001 fd34 	bl	800c518 <vPortExitCritical>

    return xAlreadyYielded;
 800aab0:	69bb      	ldr	r3, [r7, #24]
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3720      	adds	r7, #32
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	bf00      	nop
 800aabc:	20000a38 	.word	0x20000a38
 800aac0:	20000a10 	.word	0x20000a10
 800aac4:	200009d0 	.word	0x200009d0
 800aac8:	20000a18 	.word	0x20000a18
 800aacc:	2000093c 	.word	0x2000093c
 800aad0:	20000938 	.word	0x20000938
 800aad4:	20000a24 	.word	0x20000a24
 800aad8:	20000a20 	.word	0x20000a20
 800aadc:	e000ed04 	.word	0xe000ed04

0800aae0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aae0:	b480      	push	{r7}
 800aae2:	b083      	sub	sp, #12
 800aae4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800aae6:	4b05      	ldr	r3, [pc, #20]	; (800aafc <xTaskGetTickCount+0x1c>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800aaec:	687b      	ldr	r3, [r7, #4]
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	370c      	adds	r7, #12
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf8:	4770      	bx	lr
 800aafa:	bf00      	nop
 800aafc:	20000a14 	.word	0x20000a14

0800ab00 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800ab00:	b480      	push	{r7}
 800ab02:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 800ab04:	4b03      	ldr	r3, [pc, #12]	; (800ab14 <uxTaskGetNumberOfTasks+0x14>)
 800ab06:	681b      	ldr	r3, [r3, #0]
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
 800ab12:	bf00      	nop
 800ab14:	20000a10 	.word	0x20000a10

0800ab18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b08a      	sub	sp, #40	; 0x28
 800ab1c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab22:	4b7f      	ldr	r3, [pc, #508]	; (800ad20 <xTaskIncrementTick+0x208>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f040 80f0 	bne.w	800ad0c <xTaskIncrementTick+0x1f4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ab2c:	4b7d      	ldr	r3, [pc, #500]	; (800ad24 <xTaskIncrementTick+0x20c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	3301      	adds	r3, #1
 800ab32:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800ab34:	4a7b      	ldr	r2, [pc, #492]	; (800ad24 <xTaskIncrementTick+0x20c>)
 800ab36:	6a3b      	ldr	r3, [r7, #32]
 800ab38:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ab3a:	6a3b      	ldr	r3, [r7, #32]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d120      	bne.n	800ab82 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800ab40:	4b79      	ldr	r3, [pc, #484]	; (800ad28 <xTaskIncrementTick+0x210>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00a      	beq.n	800ab60 <xTaskIncrementTick+0x48>
        __asm volatile
 800ab4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab4e:	f383 8811 	msr	BASEPRI, r3
 800ab52:	f3bf 8f6f 	isb	sy
 800ab56:	f3bf 8f4f 	dsb	sy
 800ab5a:	607b      	str	r3, [r7, #4]
    }
 800ab5c:	bf00      	nop
 800ab5e:	e7fe      	b.n	800ab5e <xTaskIncrementTick+0x46>
 800ab60:	4b71      	ldr	r3, [pc, #452]	; (800ad28 <xTaskIncrementTick+0x210>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	61fb      	str	r3, [r7, #28]
 800ab66:	4b71      	ldr	r3, [pc, #452]	; (800ad2c <xTaskIncrementTick+0x214>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a6f      	ldr	r2, [pc, #444]	; (800ad28 <xTaskIncrementTick+0x210>)
 800ab6c:	6013      	str	r3, [r2, #0]
 800ab6e:	4a6f      	ldr	r2, [pc, #444]	; (800ad2c <xTaskIncrementTick+0x214>)
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	6013      	str	r3, [r2, #0]
 800ab74:	4b6e      	ldr	r3, [pc, #440]	; (800ad30 <xTaskIncrementTick+0x218>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	3301      	adds	r3, #1
 800ab7a:	4a6d      	ldr	r2, [pc, #436]	; (800ad30 <xTaskIncrementTick+0x218>)
 800ab7c:	6013      	str	r3, [r2, #0]
 800ab7e:	f000 fbb3 	bl	800b2e8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800ab82:	4b6c      	ldr	r3, [pc, #432]	; (800ad34 <xTaskIncrementTick+0x21c>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	6a3a      	ldr	r2, [r7, #32]
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	f0c0 80aa 	bcc.w	800ace2 <xTaskIncrementTick+0x1ca>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab8e:	4b66      	ldr	r3, [pc, #408]	; (800ad28 <xTaskIncrementTick+0x210>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d104      	bne.n	800aba2 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab98:	4b66      	ldr	r3, [pc, #408]	; (800ad34 <xTaskIncrementTick+0x21c>)
 800ab9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab9e:	601a      	str	r2, [r3, #0]
                    break;
 800aba0:	e09f      	b.n	800ace2 <xTaskIncrementTick+0x1ca>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aba2:	4b61      	ldr	r3, [pc, #388]	; (800ad28 <xTaskIncrementTick+0x210>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	68db      	ldr	r3, [r3, #12]
 800abaa:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800abb2:	6a3a      	ldr	r2, [r7, #32]
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d203      	bcs.n	800abc2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800abba:	4a5e      	ldr	r2, [pc, #376]	; (800ad34 <xTaskIncrementTick+0x21c>)
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800abc0:	e08f      	b.n	800ace2 <xTaskIncrementTick+0x1ca>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	695b      	ldr	r3, [r3, #20]
 800abc6:	613b      	str	r3, [r7, #16]
 800abc8:	69bb      	ldr	r3, [r7, #24]
 800abca:	689b      	ldr	r3, [r3, #8]
 800abcc:	69ba      	ldr	r2, [r7, #24]
 800abce:	68d2      	ldr	r2, [r2, #12]
 800abd0:	609a      	str	r2, [r3, #8]
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	68db      	ldr	r3, [r3, #12]
 800abd6:	69ba      	ldr	r2, [r7, #24]
 800abd8:	6892      	ldr	r2, [r2, #8]
 800abda:	605a      	str	r2, [r3, #4]
 800abdc:	693b      	ldr	r3, [r7, #16]
 800abde:	685a      	ldr	r2, [r3, #4]
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	3304      	adds	r3, #4
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d103      	bne.n	800abf0 <xTaskIncrementTick+0xd8>
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	68da      	ldr	r2, [r3, #12]
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	605a      	str	r2, [r3, #4]
 800abf0:	69bb      	ldr	r3, [r7, #24]
 800abf2:	2200      	movs	r2, #0
 800abf4:	615a      	str	r2, [r3, #20]
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	1e5a      	subs	r2, r3, #1
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d01e      	beq.n	800ac46 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac0c:	60fb      	str	r3, [r7, #12]
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	69db      	ldr	r3, [r3, #28]
 800ac12:	69ba      	ldr	r2, [r7, #24]
 800ac14:	6a12      	ldr	r2, [r2, #32]
 800ac16:	609a      	str	r2, [r3, #8]
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	6a1b      	ldr	r3, [r3, #32]
 800ac1c:	69ba      	ldr	r2, [r7, #24]
 800ac1e:	69d2      	ldr	r2, [r2, #28]
 800ac20:	605a      	str	r2, [r3, #4]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	685a      	ldr	r2, [r3, #4]
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	3318      	adds	r3, #24
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	d103      	bne.n	800ac36 <xTaskIncrementTick+0x11e>
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	6a1a      	ldr	r2, [r3, #32]
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	605a      	str	r2, [r3, #4]
 800ac36:	69bb      	ldr	r3, [r7, #24]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	629a      	str	r2, [r3, #40]	; 0x28
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	1e5a      	subs	r2, r3, #1
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f003 fa1b 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ac4e:	69bb      	ldr	r3, [r7, #24]
 800ac50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac52:	2201      	movs	r2, #1
 800ac54:	409a      	lsls	r2, r3
 800ac56:	4b38      	ldr	r3, [pc, #224]	; (800ad38 <xTaskIncrementTick+0x220>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	4a36      	ldr	r2, [pc, #216]	; (800ad38 <xTaskIncrementTick+0x220>)
 800ac5e:	6013      	str	r3, [r2, #0]
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac64:	4935      	ldr	r1, [pc, #212]	; (800ad3c <xTaskIncrementTick+0x224>)
 800ac66:	4613      	mov	r3, r2
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	4413      	add	r3, r2
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	440b      	add	r3, r1
 800ac70:	3304      	adds	r3, #4
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	60bb      	str	r3, [r7, #8]
 800ac76:	69bb      	ldr	r3, [r7, #24]
 800ac78:	68ba      	ldr	r2, [r7, #8]
 800ac7a:	609a      	str	r2, [r3, #8]
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	689a      	ldr	r2, [r3, #8]
 800ac80:	69bb      	ldr	r3, [r7, #24]
 800ac82:	60da      	str	r2, [r3, #12]
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	69ba      	ldr	r2, [r7, #24]
 800ac8a:	3204      	adds	r2, #4
 800ac8c:	605a      	str	r2, [r3, #4]
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	1d1a      	adds	r2, r3, #4
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	609a      	str	r2, [r3, #8]
 800ac96:	69bb      	ldr	r3, [r7, #24]
 800ac98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac9a:	4613      	mov	r3, r2
 800ac9c:	009b      	lsls	r3, r3, #2
 800ac9e:	4413      	add	r3, r2
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	4a26      	ldr	r2, [pc, #152]	; (800ad3c <xTaskIncrementTick+0x224>)
 800aca4:	441a      	add	r2, r3
 800aca6:	69bb      	ldr	r3, [r7, #24]
 800aca8:	615a      	str	r2, [r3, #20]
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acae:	4923      	ldr	r1, [pc, #140]	; (800ad3c <xTaskIncrementTick+0x224>)
 800acb0:	4613      	mov	r3, r2
 800acb2:	009b      	lsls	r3, r3, #2
 800acb4:	4413      	add	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	440b      	add	r3, r1
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	1c59      	adds	r1, r3, #1
 800acbe:	481f      	ldr	r0, [pc, #124]	; (800ad3c <xTaskIncrementTick+0x224>)
 800acc0:	4613      	mov	r3, r2
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	4413      	add	r3, r2
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	4403      	add	r3, r0
 800acca:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800accc:	69bb      	ldr	r3, [r7, #24]
 800acce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acd0:	4b1b      	ldr	r3, [pc, #108]	; (800ad40 <xTaskIncrementTick+0x228>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acd6:	429a      	cmp	r2, r3
 800acd8:	f67f af59 	bls.w	800ab8e <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800acdc:	2301      	movs	r3, #1
 800acde:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ace0:	e755      	b.n	800ab8e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ace2:	4b17      	ldr	r3, [pc, #92]	; (800ad40 <xTaskIncrementTick+0x228>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ace8:	4914      	ldr	r1, [pc, #80]	; (800ad3c <xTaskIncrementTick+0x224>)
 800acea:	4613      	mov	r3, r2
 800acec:	009b      	lsls	r3, r3, #2
 800acee:	4413      	add	r3, r2
 800acf0:	009b      	lsls	r3, r3, #2
 800acf2:	440b      	add	r3, r1
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2b01      	cmp	r3, #1
 800acf8:	d901      	bls.n	800acfe <xTaskIncrementTick+0x1e6>
            {
                xSwitchRequired = pdTRUE;
 800acfa:	2301      	movs	r3, #1
 800acfc:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800acfe:	4b11      	ldr	r3, [pc, #68]	; (800ad44 <xTaskIncrementTick+0x22c>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d007      	beq.n	800ad16 <xTaskIncrementTick+0x1fe>
            {
                xSwitchRequired = pdTRUE;
 800ad06:	2301      	movs	r3, #1
 800ad08:	627b      	str	r3, [r7, #36]	; 0x24
 800ad0a:	e004      	b.n	800ad16 <xTaskIncrementTick+0x1fe>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800ad0c:	4b0e      	ldr	r3, [pc, #56]	; (800ad48 <xTaskIncrementTick+0x230>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	3301      	adds	r3, #1
 800ad12:	4a0d      	ldr	r2, [pc, #52]	; (800ad48 <xTaskIncrementTick+0x230>)
 800ad14:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800ad16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3728      	adds	r7, #40	; 0x28
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	20000a38 	.word	0x20000a38
 800ad24:	20000a14 	.word	0x20000a14
 800ad28:	200009c8 	.word	0x200009c8
 800ad2c:	200009cc 	.word	0x200009cc
 800ad30:	20000a28 	.word	0x20000a28
 800ad34:	20000a30 	.word	0x20000a30
 800ad38:	20000a18 	.word	0x20000a18
 800ad3c:	2000093c 	.word	0x2000093c
 800ad40:	20000938 	.word	0x20000938
 800ad44:	20000a24 	.word	0x20000a24
 800ad48:	20000a20 	.word	0x20000a20

0800ad4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b086      	sub	sp, #24
 800ad50:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad52:	4b2d      	ldr	r3, [pc, #180]	; (800ae08 <vTaskSwitchContext+0xbc>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d003      	beq.n	800ad62 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800ad5a:	4b2c      	ldr	r3, [pc, #176]	; (800ae0c <vTaskSwitchContext+0xc0>)
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 800ad60:	e04d      	b.n	800adfe <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800ad62:	4b2a      	ldr	r3, [pc, #168]	; (800ae0c <vTaskSwitchContext+0xc0>)
 800ad64:	2200      	movs	r2, #0
 800ad66:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad68:	4b29      	ldr	r3, [pc, #164]	; (800ae10 <vTaskSwitchContext+0xc4>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	fab3 f383 	clz	r3, r3
 800ad74:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800ad76:	7afb      	ldrb	r3, [r7, #11]
 800ad78:	f1c3 031f 	rsb	r3, r3, #31
 800ad7c:	617b      	str	r3, [r7, #20]
 800ad7e:	4925      	ldr	r1, [pc, #148]	; (800ae14 <vTaskSwitchContext+0xc8>)
 800ad80:	697a      	ldr	r2, [r7, #20]
 800ad82:	4613      	mov	r3, r2
 800ad84:	009b      	lsls	r3, r3, #2
 800ad86:	4413      	add	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	440b      	add	r3, r1
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d10a      	bne.n	800ada8 <vTaskSwitchContext+0x5c>
        __asm volatile
 800ad92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad96:	f383 8811 	msr	BASEPRI, r3
 800ad9a:	f3bf 8f6f 	isb	sy
 800ad9e:	f3bf 8f4f 	dsb	sy
 800ada2:	607b      	str	r3, [r7, #4]
    }
 800ada4:	bf00      	nop
 800ada6:	e7fe      	b.n	800ada6 <vTaskSwitchContext+0x5a>
 800ada8:	697a      	ldr	r2, [r7, #20]
 800adaa:	4613      	mov	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	4413      	add	r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4a18      	ldr	r2, [pc, #96]	; (800ae14 <vTaskSwitchContext+0xc8>)
 800adb4:	4413      	add	r3, r2
 800adb6:	613b      	str	r3, [r7, #16]
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	685a      	ldr	r2, [r3, #4]
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	605a      	str	r2, [r3, #4]
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	685a      	ldr	r2, [r3, #4]
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	3308      	adds	r3, #8
 800adca:	429a      	cmp	r2, r3
 800adcc:	d104      	bne.n	800add8 <vTaskSwitchContext+0x8c>
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	685a      	ldr	r2, [r3, #4]
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	605a      	str	r2, [r3, #4]
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	68db      	ldr	r3, [r3, #12]
 800adde:	4a0e      	ldr	r2, [pc, #56]	; (800ae18 <vTaskSwitchContext+0xcc>)
 800ade0:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800ade2:	4b0d      	ldr	r3, [pc, #52]	; (800ae18 <vTaskSwitchContext+0xcc>)
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	4b0d      	ldr	r3, [pc, #52]	; (800ae1c <vTaskSwitchContext+0xd0>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	429a      	cmp	r2, r3
 800adec:	d102      	bne.n	800adf4 <vTaskSwitchContext+0xa8>
 800adee:	f003 f8a9 	bl	800df44 <SEGGER_SYSVIEW_OnIdle>
}
 800adf2:	e004      	b.n	800adfe <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 800adf4:	4b08      	ldr	r3, [pc, #32]	; (800ae18 <vTaskSwitchContext+0xcc>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4618      	mov	r0, r3
 800adfa:	f003 f901 	bl	800e000 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800adfe:	bf00      	nop
 800ae00:	3718      	adds	r7, #24
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	20000a38 	.word	0x20000a38
 800ae0c:	20000a24 	.word	0x20000a24
 800ae10:	20000a18 	.word	0x20000a18
 800ae14:	2000093c 	.word	0x2000093c
 800ae18:	20000938 	.word	0x20000938
 800ae1c:	20000a34 	.word	0x20000a34

0800ae20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d10a      	bne.n	800ae46 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 800ae30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae34:	f383 8811 	msr	BASEPRI, r3
 800ae38:	f3bf 8f6f 	isb	sy
 800ae3c:	f3bf 8f4f 	dsb	sy
 800ae40:	60fb      	str	r3, [r7, #12]
    }
 800ae42:	bf00      	nop
 800ae44:	e7fe      	b.n	800ae44 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae46:	4b07      	ldr	r3, [pc, #28]	; (800ae64 <vTaskPlaceOnEventList+0x44>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	3318      	adds	r3, #24
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f7fe fba3 	bl	800959a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ae54:	2101      	movs	r1, #1
 800ae56:	6838      	ldr	r0, [r7, #0]
 800ae58:	f000 fe56 	bl	800bb08 <prvAddCurrentTaskToDelayedList>
}
 800ae5c:	bf00      	nop
 800ae5e:	3710      	adds	r7, #16
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}
 800ae64:	20000938 	.word	0x20000938

0800ae68 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b086      	sub	sp, #24
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	60f8      	str	r0, [r7, #12]
 800ae70:	60b9      	str	r1, [r7, #8]
 800ae72:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d10a      	bne.n	800ae90 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800ae7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae7e:	f383 8811 	msr	BASEPRI, r3
 800ae82:	f3bf 8f6f 	isb	sy
 800ae86:	f3bf 8f4f 	dsb	sy
 800ae8a:	613b      	str	r3, [r7, #16]
    }
 800ae8c:	bf00      	nop
 800ae8e:	e7fe      	b.n	800ae8e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	617b      	str	r3, [r7, #20]
 800ae96:	4b17      	ldr	r3, [pc, #92]	; (800aef4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	61da      	str	r2, [r3, #28]
 800ae9e:	4b15      	ldr	r3, [pc, #84]	; (800aef4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	697a      	ldr	r2, [r7, #20]
 800aea4:	6892      	ldr	r2, [r2, #8]
 800aea6:	621a      	str	r2, [r3, #32]
 800aea8:	4b12      	ldr	r3, [pc, #72]	; (800aef4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	689b      	ldr	r3, [r3, #8]
 800aeb0:	3218      	adds	r2, #24
 800aeb2:	605a      	str	r2, [r3, #4]
 800aeb4:	4b0f      	ldr	r3, [pc, #60]	; (800aef4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f103 0218 	add.w	r2, r3, #24
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	609a      	str	r2, [r3, #8]
 800aec0:	4b0c      	ldr	r3, [pc, #48]	; (800aef4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	68fa      	ldr	r2, [r7, #12]
 800aec6:	629a      	str	r2, [r3, #40]	; 0x28
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	1c5a      	adds	r2, r3, #1
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d002      	beq.n	800aede <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 800aed8:	f04f 33ff 	mov.w	r3, #4294967295
 800aedc:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800aede:	2024      	movs	r0, #36	; 0x24
 800aee0:	f002 faa8 	bl	800d434 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aee4:	6879      	ldr	r1, [r7, #4]
 800aee6:	68b8      	ldr	r0, [r7, #8]
 800aee8:	f000 fe0e 	bl	800bb08 <prvAddCurrentTaskToDelayedList>
    }
 800aeec:	bf00      	nop
 800aeee:	3718      	adds	r7, #24
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}
 800aef4:	20000938 	.word	0x20000938

0800aef8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b08a      	sub	sp, #40	; 0x28
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	68db      	ldr	r3, [r3, #12]
 800af04:	68db      	ldr	r3, [r3, #12]
 800af06:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800af08:	6a3b      	ldr	r3, [r7, #32]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d10a      	bne.n	800af24 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800af0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af12:	f383 8811 	msr	BASEPRI, r3
 800af16:	f3bf 8f6f 	isb	sy
 800af1a:	f3bf 8f4f 	dsb	sy
 800af1e:	60fb      	str	r3, [r7, #12]
    }
 800af20:	bf00      	nop
 800af22:	e7fe      	b.n	800af22 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800af24:	6a3b      	ldr	r3, [r7, #32]
 800af26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af28:	61fb      	str	r3, [r7, #28]
 800af2a:	6a3b      	ldr	r3, [r7, #32]
 800af2c:	69db      	ldr	r3, [r3, #28]
 800af2e:	6a3a      	ldr	r2, [r7, #32]
 800af30:	6a12      	ldr	r2, [r2, #32]
 800af32:	609a      	str	r2, [r3, #8]
 800af34:	6a3b      	ldr	r3, [r7, #32]
 800af36:	6a1b      	ldr	r3, [r3, #32]
 800af38:	6a3a      	ldr	r2, [r7, #32]
 800af3a:	69d2      	ldr	r2, [r2, #28]
 800af3c:	605a      	str	r2, [r3, #4]
 800af3e:	69fb      	ldr	r3, [r7, #28]
 800af40:	685a      	ldr	r2, [r3, #4]
 800af42:	6a3b      	ldr	r3, [r7, #32]
 800af44:	3318      	adds	r3, #24
 800af46:	429a      	cmp	r2, r3
 800af48:	d103      	bne.n	800af52 <xTaskRemoveFromEventList+0x5a>
 800af4a:	6a3b      	ldr	r3, [r7, #32]
 800af4c:	6a1a      	ldr	r2, [r3, #32]
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	605a      	str	r2, [r3, #4]
 800af52:	6a3b      	ldr	r3, [r7, #32]
 800af54:	2200      	movs	r2, #0
 800af56:	629a      	str	r2, [r3, #40]	; 0x28
 800af58:	69fb      	ldr	r3, [r7, #28]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	1e5a      	subs	r2, r3, #1
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af62:	4b4b      	ldr	r3, [pc, #300]	; (800b090 <xTaskRemoveFromEventList+0x198>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d162      	bne.n	800b030 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800af6a:	6a3b      	ldr	r3, [r7, #32]
 800af6c:	695b      	ldr	r3, [r3, #20]
 800af6e:	617b      	str	r3, [r7, #20]
 800af70:	6a3b      	ldr	r3, [r7, #32]
 800af72:	689b      	ldr	r3, [r3, #8]
 800af74:	6a3a      	ldr	r2, [r7, #32]
 800af76:	68d2      	ldr	r2, [r2, #12]
 800af78:	609a      	str	r2, [r3, #8]
 800af7a:	6a3b      	ldr	r3, [r7, #32]
 800af7c:	68db      	ldr	r3, [r3, #12]
 800af7e:	6a3a      	ldr	r2, [r7, #32]
 800af80:	6892      	ldr	r2, [r2, #8]
 800af82:	605a      	str	r2, [r3, #4]
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	685a      	ldr	r2, [r3, #4]
 800af88:	6a3b      	ldr	r3, [r7, #32]
 800af8a:	3304      	adds	r3, #4
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d103      	bne.n	800af98 <xTaskRemoveFromEventList+0xa0>
 800af90:	6a3b      	ldr	r3, [r7, #32]
 800af92:	68da      	ldr	r2, [r3, #12]
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	605a      	str	r2, [r3, #4]
 800af98:	6a3b      	ldr	r3, [r7, #32]
 800af9a:	2200      	movs	r2, #0
 800af9c:	615a      	str	r2, [r3, #20]
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	1e5a      	subs	r2, r3, #1
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800afa8:	6a3b      	ldr	r3, [r7, #32]
 800afaa:	4618      	mov	r0, r3
 800afac:	f003 f86a 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800afb0:	6a3b      	ldr	r3, [r7, #32]
 800afb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afb4:	2201      	movs	r2, #1
 800afb6:	409a      	lsls	r2, r3
 800afb8:	4b36      	ldr	r3, [pc, #216]	; (800b094 <xTaskRemoveFromEventList+0x19c>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4313      	orrs	r3, r2
 800afbe:	4a35      	ldr	r2, [pc, #212]	; (800b094 <xTaskRemoveFromEventList+0x19c>)
 800afc0:	6013      	str	r3, [r2, #0]
 800afc2:	6a3b      	ldr	r3, [r7, #32]
 800afc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afc6:	4934      	ldr	r1, [pc, #208]	; (800b098 <xTaskRemoveFromEventList+0x1a0>)
 800afc8:	4613      	mov	r3, r2
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	4413      	add	r3, r2
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	440b      	add	r3, r1
 800afd2:	3304      	adds	r3, #4
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	613b      	str	r3, [r7, #16]
 800afd8:	6a3b      	ldr	r3, [r7, #32]
 800afda:	693a      	ldr	r2, [r7, #16]
 800afdc:	609a      	str	r2, [r3, #8]
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	689a      	ldr	r2, [r3, #8]
 800afe2:	6a3b      	ldr	r3, [r7, #32]
 800afe4:	60da      	str	r2, [r3, #12]
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	6a3a      	ldr	r2, [r7, #32]
 800afec:	3204      	adds	r2, #4
 800afee:	605a      	str	r2, [r3, #4]
 800aff0:	6a3b      	ldr	r3, [r7, #32]
 800aff2:	1d1a      	adds	r2, r3, #4
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	609a      	str	r2, [r3, #8]
 800aff8:	6a3b      	ldr	r3, [r7, #32]
 800affa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800affc:	4613      	mov	r3, r2
 800affe:	009b      	lsls	r3, r3, #2
 800b000:	4413      	add	r3, r2
 800b002:	009b      	lsls	r3, r3, #2
 800b004:	4a24      	ldr	r2, [pc, #144]	; (800b098 <xTaskRemoveFromEventList+0x1a0>)
 800b006:	441a      	add	r2, r3
 800b008:	6a3b      	ldr	r3, [r7, #32]
 800b00a:	615a      	str	r2, [r3, #20]
 800b00c:	6a3b      	ldr	r3, [r7, #32]
 800b00e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b010:	4921      	ldr	r1, [pc, #132]	; (800b098 <xTaskRemoveFromEventList+0x1a0>)
 800b012:	4613      	mov	r3, r2
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	4413      	add	r3, r2
 800b018:	009b      	lsls	r3, r3, #2
 800b01a:	440b      	add	r3, r1
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	1c59      	adds	r1, r3, #1
 800b020:	481d      	ldr	r0, [pc, #116]	; (800b098 <xTaskRemoveFromEventList+0x1a0>)
 800b022:	4613      	mov	r3, r2
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	4413      	add	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4403      	add	r3, r0
 800b02c:	6019      	str	r1, [r3, #0]
 800b02e:	e01b      	b.n	800b068 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b030:	4b1a      	ldr	r3, [pc, #104]	; (800b09c <xTaskRemoveFromEventList+0x1a4>)
 800b032:	685b      	ldr	r3, [r3, #4]
 800b034:	61bb      	str	r3, [r7, #24]
 800b036:	6a3b      	ldr	r3, [r7, #32]
 800b038:	69ba      	ldr	r2, [r7, #24]
 800b03a:	61da      	str	r2, [r3, #28]
 800b03c:	69bb      	ldr	r3, [r7, #24]
 800b03e:	689a      	ldr	r2, [r3, #8]
 800b040:	6a3b      	ldr	r3, [r7, #32]
 800b042:	621a      	str	r2, [r3, #32]
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	6a3a      	ldr	r2, [r7, #32]
 800b04a:	3218      	adds	r2, #24
 800b04c:	605a      	str	r2, [r3, #4]
 800b04e:	6a3b      	ldr	r3, [r7, #32]
 800b050:	f103 0218 	add.w	r2, r3, #24
 800b054:	69bb      	ldr	r3, [r7, #24]
 800b056:	609a      	str	r2, [r3, #8]
 800b058:	6a3b      	ldr	r3, [r7, #32]
 800b05a:	4a10      	ldr	r2, [pc, #64]	; (800b09c <xTaskRemoveFromEventList+0x1a4>)
 800b05c:	629a      	str	r2, [r3, #40]	; 0x28
 800b05e:	4b0f      	ldr	r3, [pc, #60]	; (800b09c <xTaskRemoveFromEventList+0x1a4>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	3301      	adds	r3, #1
 800b064:	4a0d      	ldr	r2, [pc, #52]	; (800b09c <xTaskRemoveFromEventList+0x1a4>)
 800b066:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b068:	6a3b      	ldr	r3, [r7, #32]
 800b06a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b06c:	4b0c      	ldr	r3, [pc, #48]	; (800b0a0 <xTaskRemoveFromEventList+0x1a8>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b072:	429a      	cmp	r2, r3
 800b074:	d905      	bls.n	800b082 <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800b076:	2301      	movs	r3, #1
 800b078:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800b07a:	4b0a      	ldr	r3, [pc, #40]	; (800b0a4 <xTaskRemoveFromEventList+0x1ac>)
 800b07c:	2201      	movs	r2, #1
 800b07e:	601a      	str	r2, [r3, #0]
 800b080:	e001      	b.n	800b086 <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 800b082:	2300      	movs	r3, #0
 800b084:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 800b086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3728      	adds	r7, #40	; 0x28
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}
 800b090:	20000a38 	.word	0x20000a38
 800b094:	20000a18 	.word	0x20000a18
 800b098:	2000093c 	.word	0x2000093c
 800b09c:	200009d0 	.word	0x200009d0
 800b0a0:	20000938 	.word	0x20000938
 800b0a4:	20000a24 	.word	0x20000a24

0800b0a8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b083      	sub	sp, #12
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b0b0:	4b06      	ldr	r3, [pc, #24]	; (800b0cc <vTaskInternalSetTimeOutState+0x24>)
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800b0b8:	4b05      	ldr	r3, [pc, #20]	; (800b0d0 <vTaskInternalSetTimeOutState+0x28>)
 800b0ba:	681a      	ldr	r2, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	605a      	str	r2, [r3, #4]
}
 800b0c0:	bf00      	nop
 800b0c2:	370c      	adds	r7, #12
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr
 800b0cc:	20000a28 	.word	0x20000a28
 800b0d0:	20000a14 	.word	0x20000a14

0800b0d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b088      	sub	sp, #32
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
 800b0dc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d10a      	bne.n	800b0fa <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800b0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e8:	f383 8811 	msr	BASEPRI, r3
 800b0ec:	f3bf 8f6f 	isb	sy
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	613b      	str	r3, [r7, #16]
    }
 800b0f6:	bf00      	nop
 800b0f8:	e7fe      	b.n	800b0f8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d10a      	bne.n	800b116 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 800b100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b104:	f383 8811 	msr	BASEPRI, r3
 800b108:	f3bf 8f6f 	isb	sy
 800b10c:	f3bf 8f4f 	dsb	sy
 800b110:	60fb      	str	r3, [r7, #12]
    }
 800b112:	bf00      	nop
 800b114:	e7fe      	b.n	800b114 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800b116:	f001 f9cf 	bl	800c4b8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800b11a:	4b1f      	ldr	r3, [pc, #124]	; (800b198 <xTaskCheckForTimeOut+0xc4>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	69ba      	ldr	r2, [r7, #24]
 800b126:	1ad3      	subs	r3, r2, r3
 800b128:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b132:	d102      	bne.n	800b13a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800b134:	2300      	movs	r3, #0
 800b136:	61fb      	str	r3, [r7, #28]
 800b138:	e026      	b.n	800b188 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681a      	ldr	r2, [r3, #0]
 800b13e:	4b17      	ldr	r3, [pc, #92]	; (800b19c <xTaskCheckForTimeOut+0xc8>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	429a      	cmp	r2, r3
 800b144:	d00a      	beq.n	800b15c <xTaskCheckForTimeOut+0x88>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	69ba      	ldr	r2, [r7, #24]
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d305      	bcc.n	800b15c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800b150:	2301      	movs	r3, #1
 800b152:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	2200      	movs	r2, #0
 800b158:	601a      	str	r2, [r3, #0]
 800b15a:	e015      	b.n	800b188 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	697a      	ldr	r2, [r7, #20]
 800b162:	429a      	cmp	r2, r3
 800b164:	d20b      	bcs.n	800b17e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	681a      	ldr	r2, [r3, #0]
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	1ad2      	subs	r2, r2, r3
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f7ff ff98 	bl	800b0a8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800b178:	2300      	movs	r3, #0
 800b17a:	61fb      	str	r3, [r7, #28]
 800b17c:	e004      	b.n	800b188 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	2200      	movs	r2, #0
 800b182:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800b184:	2301      	movs	r3, #1
 800b186:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800b188:	f001 f9c6 	bl	800c518 <vPortExitCritical>

    return xReturn;
 800b18c:	69fb      	ldr	r3, [r7, #28]
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3720      	adds	r7, #32
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
 800b196:	bf00      	nop
 800b198:	20000a14 	.word	0x20000a14
 800b19c:	20000a28 	.word	0x20000a28

0800b1a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800b1a4:	4b03      	ldr	r3, [pc, #12]	; (800b1b4 <vTaskMissedYield+0x14>)
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	601a      	str	r2, [r3, #0]
}
 800b1aa:	bf00      	nop
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b2:	4770      	bx	lr
 800b1b4:	20000a24 	.word	0x20000a24

0800b1b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b082      	sub	sp, #8
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800b1c0:	f000 f854 	bl	800b26c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b1c4:	4b07      	ldr	r3, [pc, #28]	; (800b1e4 <prvIdleTask+0x2c>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d907      	bls.n	800b1dc <prvIdleTask+0x24>
            {
                taskYIELD();
 800b1cc:	4b06      	ldr	r3, [pc, #24]	; (800b1e8 <prvIdleTask+0x30>)
 800b1ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1d2:	601a      	str	r2, [r3, #0]
 800b1d4:	f3bf 8f4f 	dsb	sy
 800b1d8:	f3bf 8f6f 	isb	sy
            /* Call the user defined function from within the idle task.  This
             * allows the application designer to add background functionality
             * without the overhead of a separate task.
             * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
             * CALL A FUNCTION THAT MIGHT BLOCK. */
            vApplicationIdleHook();
 800b1dc:	f7f6 f8f4 	bl	80013c8 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 800b1e0:	e7ee      	b.n	800b1c0 <prvIdleTask+0x8>
 800b1e2:	bf00      	nop
 800b1e4:	2000093c 	.word	0x2000093c
 800b1e8:	e000ed04 	.word	0xe000ed04

0800b1ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b082      	sub	sp, #8
 800b1f0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	607b      	str	r3, [r7, #4]
 800b1f6:	e00c      	b.n	800b212 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b1f8:	687a      	ldr	r2, [r7, #4]
 800b1fa:	4613      	mov	r3, r2
 800b1fc:	009b      	lsls	r3, r3, #2
 800b1fe:	4413      	add	r3, r2
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	4a12      	ldr	r2, [pc, #72]	; (800b24c <prvInitialiseTaskLists+0x60>)
 800b204:	4413      	add	r3, r2
 800b206:	4618      	mov	r0, r3
 800b208:	f7fe f976 	bl	80094f8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	3301      	adds	r3, #1
 800b210:	607b      	str	r3, [r7, #4]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2b04      	cmp	r3, #4
 800b216:	d9ef      	bls.n	800b1f8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800b218:	480d      	ldr	r0, [pc, #52]	; (800b250 <prvInitialiseTaskLists+0x64>)
 800b21a:	f7fe f96d 	bl	80094f8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800b21e:	480d      	ldr	r0, [pc, #52]	; (800b254 <prvInitialiseTaskLists+0x68>)
 800b220:	f7fe f96a 	bl	80094f8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800b224:	480c      	ldr	r0, [pc, #48]	; (800b258 <prvInitialiseTaskLists+0x6c>)
 800b226:	f7fe f967 	bl	80094f8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800b22a:	480c      	ldr	r0, [pc, #48]	; (800b25c <prvInitialiseTaskLists+0x70>)
 800b22c:	f7fe f964 	bl	80094f8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800b230:	480b      	ldr	r0, [pc, #44]	; (800b260 <prvInitialiseTaskLists+0x74>)
 800b232:	f7fe f961 	bl	80094f8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800b236:	4b0b      	ldr	r3, [pc, #44]	; (800b264 <prvInitialiseTaskLists+0x78>)
 800b238:	4a05      	ldr	r2, [pc, #20]	; (800b250 <prvInitialiseTaskLists+0x64>)
 800b23a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b23c:	4b0a      	ldr	r3, [pc, #40]	; (800b268 <prvInitialiseTaskLists+0x7c>)
 800b23e:	4a05      	ldr	r2, [pc, #20]	; (800b254 <prvInitialiseTaskLists+0x68>)
 800b240:	601a      	str	r2, [r3, #0]
}
 800b242:	bf00      	nop
 800b244:	3708      	adds	r7, #8
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	bf00      	nop
 800b24c:	2000093c 	.word	0x2000093c
 800b250:	200009a0 	.word	0x200009a0
 800b254:	200009b4 	.word	0x200009b4
 800b258:	200009d0 	.word	0x200009d0
 800b25c:	200009e4 	.word	0x200009e4
 800b260:	200009fc 	.word	0x200009fc
 800b264:	200009c8 	.word	0x200009c8
 800b268:	200009cc 	.word	0x200009cc

0800b26c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b082      	sub	sp, #8
 800b270:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b272:	e019      	b.n	800b2a8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800b274:	f001 f920 	bl	800c4b8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b278:	4b10      	ldr	r3, [pc, #64]	; (800b2bc <prvCheckTasksWaitingTermination+0x50>)
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	68db      	ldr	r3, [r3, #12]
 800b27e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	3304      	adds	r3, #4
 800b284:	4618      	mov	r0, r3
 800b286:	f7fe f9c1 	bl	800960c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800b28a:	4b0d      	ldr	r3, [pc, #52]	; (800b2c0 <prvCheckTasksWaitingTermination+0x54>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	3b01      	subs	r3, #1
 800b290:	4a0b      	ldr	r2, [pc, #44]	; (800b2c0 <prvCheckTasksWaitingTermination+0x54>)
 800b292:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800b294:	4b0b      	ldr	r3, [pc, #44]	; (800b2c4 <prvCheckTasksWaitingTermination+0x58>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	3b01      	subs	r3, #1
 800b29a:	4a0a      	ldr	r2, [pc, #40]	; (800b2c4 <prvCheckTasksWaitingTermination+0x58>)
 800b29c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800b29e:	f001 f93b 	bl	800c518 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 f810 	bl	800b2c8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b2a8:	4b06      	ldr	r3, [pc, #24]	; (800b2c4 <prvCheckTasksWaitingTermination+0x58>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d1e1      	bne.n	800b274 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800b2b0:	bf00      	nop
 800b2b2:	bf00      	nop
 800b2b4:	3708      	adds	r7, #8
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	200009e4 	.word	0x200009e4
 800b2c0:	20000a10 	.word	0x20000a10
 800b2c4:	200009f8 	.word	0x200009f8

0800b2c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b082      	sub	sp, #8
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	f001 fad3 	bl	800c880 <vPortFree>
            vPortFree( pxTCB );
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f001 fad0 	bl	800c880 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2ec:	4b0a      	ldr	r3, [pc, #40]	; (800b318 <prvResetNextTaskUnblockTime+0x30>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d104      	bne.n	800b300 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800b2f6:	4b09      	ldr	r3, [pc, #36]	; (800b31c <prvResetNextTaskUnblockTime+0x34>)
 800b2f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2fc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800b2fe:	e005      	b.n	800b30c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b300:	4b05      	ldr	r3, [pc, #20]	; (800b318 <prvResetNextTaskUnblockTime+0x30>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	4a04      	ldr	r2, [pc, #16]	; (800b31c <prvResetNextTaskUnblockTime+0x34>)
 800b30a:	6013      	str	r3, [r2, #0]
}
 800b30c:	bf00      	nop
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr
 800b316:	bf00      	nop
 800b318:	200009c8 	.word	0x200009c8
 800b31c:	20000a30 	.word	0x20000a30

0800b320 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800b320:	b480      	push	{r7}
 800b322:	b083      	sub	sp, #12
 800b324:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800b326:	4b0b      	ldr	r3, [pc, #44]	; (800b354 <xTaskGetSchedulerState+0x34>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d102      	bne.n	800b334 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800b32e:	2301      	movs	r3, #1
 800b330:	607b      	str	r3, [r7, #4]
 800b332:	e008      	b.n	800b346 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b334:	4b08      	ldr	r3, [pc, #32]	; (800b358 <xTaskGetSchedulerState+0x38>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d102      	bne.n	800b342 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800b33c:	2302      	movs	r3, #2
 800b33e:	607b      	str	r3, [r7, #4]
 800b340:	e001      	b.n	800b346 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800b342:	2300      	movs	r3, #0
 800b344:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800b346:	687b      	ldr	r3, [r7, #4]
    }
 800b348:	4618      	mov	r0, r3
 800b34a:	370c      	adds	r7, #12
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr
 800b354:	20000a1c 	.word	0x20000a1c
 800b358:	20000a38 	.word	0x20000a38

0800b35c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b088      	sub	sp, #32
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800b368:	2300      	movs	r3, #0
 800b36a:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	f000 8095 	beq.w	800b49e <xTaskPriorityDisinherit+0x142>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800b374:	4b4c      	ldr	r3, [pc, #304]	; (800b4a8 <xTaskPriorityDisinherit+0x14c>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	69ba      	ldr	r2, [r7, #24]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d00a      	beq.n	800b394 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 800b37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b382:	f383 8811 	msr	BASEPRI, r3
 800b386:	f3bf 8f6f 	isb	sy
 800b38a:	f3bf 8f4f 	dsb	sy
 800b38e:	613b      	str	r3, [r7, #16]
    }
 800b390:	bf00      	nop
 800b392:	e7fe      	b.n	800b392 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800b394:	69bb      	ldr	r3, [r7, #24]
 800b396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d10a      	bne.n	800b3b2 <xTaskPriorityDisinherit+0x56>
        __asm volatile
 800b39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a0:	f383 8811 	msr	BASEPRI, r3
 800b3a4:	f3bf 8f6f 	isb	sy
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	60fb      	str	r3, [r7, #12]
    }
 800b3ae:	bf00      	nop
 800b3b0:	e7fe      	b.n	800b3b0 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 800b3b2:	69bb      	ldr	r3, [r7, #24]
 800b3b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b3b6:	1e5a      	subs	r2, r3, #1
 800b3b8:	69bb      	ldr	r3, [r7, #24]
 800b3ba:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d06a      	beq.n	800b49e <xTaskPriorityDisinherit+0x142>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d166      	bne.n	800b49e <xTaskPriorityDisinherit+0x142>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	3304      	adds	r3, #4
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f7fe f919 	bl	800960c <uxListRemove>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d10a      	bne.n	800b3f6 <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b3e0:	69bb      	ldr	r3, [r7, #24]
 800b3e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3e4:	2201      	movs	r2, #1
 800b3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ea:	43da      	mvns	r2, r3
 800b3ec:	4b2f      	ldr	r3, [pc, #188]	; (800b4ac <xTaskPriorityDisinherit+0x150>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4013      	ands	r3, r2
 800b3f2:	4a2e      	ldr	r2, [pc, #184]	; (800b4ac <xTaskPriorityDisinherit+0x150>)
 800b3f4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	204a      	movs	r0, #74	; 0x4a
 800b3fc:	f002 f838 	bl	800d470 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b400:	69bb      	ldr	r3, [r7, #24]
 800b402:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b404:	69bb      	ldr	r3, [r7, #24]
 800b406:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b40c:	f1c3 0205 	rsb	r2, r3, #5
 800b410:	69bb      	ldr	r3, [r7, #24]
 800b412:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800b414:	69bb      	ldr	r3, [r7, #24]
 800b416:	4618      	mov	r0, r3
 800b418:	f002 fe34 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b41c:	69bb      	ldr	r3, [r7, #24]
 800b41e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b420:	2201      	movs	r2, #1
 800b422:	409a      	lsls	r2, r3
 800b424:	4b21      	ldr	r3, [pc, #132]	; (800b4ac <xTaskPriorityDisinherit+0x150>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	4313      	orrs	r3, r2
 800b42a:	4a20      	ldr	r2, [pc, #128]	; (800b4ac <xTaskPriorityDisinherit+0x150>)
 800b42c:	6013      	str	r3, [r2, #0]
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b432:	491f      	ldr	r1, [pc, #124]	; (800b4b0 <xTaskPriorityDisinherit+0x154>)
 800b434:	4613      	mov	r3, r2
 800b436:	009b      	lsls	r3, r3, #2
 800b438:	4413      	add	r3, r2
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	440b      	add	r3, r1
 800b43e:	3304      	adds	r3, #4
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	617b      	str	r3, [r7, #20]
 800b444:	69bb      	ldr	r3, [r7, #24]
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	609a      	str	r2, [r3, #8]
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	689a      	ldr	r2, [r3, #8]
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	60da      	str	r2, [r3, #12]
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	689b      	ldr	r3, [r3, #8]
 800b456:	69ba      	ldr	r2, [r7, #24]
 800b458:	3204      	adds	r2, #4
 800b45a:	605a      	str	r2, [r3, #4]
 800b45c:	69bb      	ldr	r3, [r7, #24]
 800b45e:	1d1a      	adds	r2, r3, #4
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	609a      	str	r2, [r3, #8]
 800b464:	69bb      	ldr	r3, [r7, #24]
 800b466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b468:	4613      	mov	r3, r2
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	4413      	add	r3, r2
 800b46e:	009b      	lsls	r3, r3, #2
 800b470:	4a0f      	ldr	r2, [pc, #60]	; (800b4b0 <xTaskPriorityDisinherit+0x154>)
 800b472:	441a      	add	r2, r3
 800b474:	69bb      	ldr	r3, [r7, #24]
 800b476:	615a      	str	r2, [r3, #20]
 800b478:	69bb      	ldr	r3, [r7, #24]
 800b47a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b47c:	490c      	ldr	r1, [pc, #48]	; (800b4b0 <xTaskPriorityDisinherit+0x154>)
 800b47e:	4613      	mov	r3, r2
 800b480:	009b      	lsls	r3, r3, #2
 800b482:	4413      	add	r3, r2
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	440b      	add	r3, r1
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	1c59      	adds	r1, r3, #1
 800b48c:	4808      	ldr	r0, [pc, #32]	; (800b4b0 <xTaskPriorityDisinherit+0x154>)
 800b48e:	4613      	mov	r3, r2
 800b490:	009b      	lsls	r3, r3, #2
 800b492:	4413      	add	r3, r2
 800b494:	009b      	lsls	r3, r3, #2
 800b496:	4403      	add	r3, r0
 800b498:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800b49a:	2301      	movs	r3, #1
 800b49c:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800b49e:	69fb      	ldr	r3, [r7, #28]
    }
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3720      	adds	r7, #32
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	20000938 	.word	0x20000938
 800b4ac:	20000a18 	.word	0x20000a18
 800b4b0:	2000093c 	.word	0x2000093c

0800b4b4 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b088      	sub	sp, #32
 800b4b8:	af02      	add	r7, sp, #8
 800b4ba:	60f8      	str	r0, [r7, #12]
 800b4bc:	60b9      	str	r1, [r7, #8]
 800b4be:	607a      	str	r2, [r7, #4]
 800b4c0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d00a      	beq.n	800b4de <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 800b4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4cc:	f383 8811 	msr	BASEPRI, r3
 800b4d0:	f3bf 8f6f 	isb	sy
 800b4d4:	f3bf 8f4f 	dsb	sy
 800b4d8:	613b      	str	r3, [r7, #16]
    }
 800b4da:	bf00      	nop
 800b4dc:	e7fe      	b.n	800b4dc <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 800b4de:	f000 ffeb 	bl	800c4b8 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800b4e2:	4b36      	ldr	r3, [pc, #216]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b4e4:	681a      	ldr	r2, [r3, #0]
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	4413      	add	r3, r2
 800b4ea:	3354      	adds	r3, #84	; 0x54
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	2b02      	cmp	r3, #2
 800b4f2:	d022      	beq.n	800b53a <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800b4f4:	4b31      	ldr	r3, [pc, #196]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	68fa      	ldr	r2, [r7, #12]
 800b4fa:	3214      	adds	r2, #20
 800b4fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	43d2      	mvns	r2, r2
 800b504:	4011      	ands	r1, r2
 800b506:	68fa      	ldr	r2, [r7, #12]
 800b508:	3214      	adds	r2, #20
 800b50a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800b50e:	4b2b      	ldr	r3, [pc, #172]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b510:	681a      	ldr	r2, [r3, #0]
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	4413      	add	r3, r2
 800b516:	3354      	adds	r3, #84	; 0x54
 800b518:	2201      	movs	r2, #1
 800b51a:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800b51c:	6a3b      	ldr	r3, [r7, #32]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d00b      	beq.n	800b53a <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b522:	2101      	movs	r1, #1
 800b524:	6a38      	ldr	r0, [r7, #32]
 800b526:	f000 faef 	bl	800bb08 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800b52a:	4b25      	ldr	r3, [pc, #148]	; (800b5c0 <xTaskGenericNotifyWait+0x10c>)
 800b52c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b530:	601a      	str	r2, [r3, #0]
 800b532:	f3bf 8f4f 	dsb	sy
 800b536:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b53a:	f000 ffed 	bl	800c518 <vPortExitCritical>

        taskENTER_CRITICAL();
 800b53e:	f000 ffbb 	bl	800c4b8 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 800b542:	683a      	ldr	r2, [r7, #0]
 800b544:	6a3b      	ldr	r3, [r7, #32]
 800b546:	9300      	str	r3, [sp, #0]
 800b548:	4613      	mov	r3, r2
 800b54a:	687a      	ldr	r2, [r7, #4]
 800b54c:	68b9      	ldr	r1, [r7, #8]
 800b54e:	2040      	movs	r0, #64	; 0x40
 800b550:	f002 f89a 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d007      	beq.n	800b56a <xTaskGenericNotifyWait+0xb6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 800b55a:	4b18      	ldr	r3, [pc, #96]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	68fa      	ldr	r2, [r7, #12]
 800b560:	3214      	adds	r2, #20
 800b562:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800b56a:	4b14      	ldr	r3, [pc, #80]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	4413      	add	r3, r2
 800b572:	3354      	adds	r3, #84	; 0x54
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	b2db      	uxtb	r3, r3
 800b578:	2b02      	cmp	r3, #2
 800b57a:	d002      	beq.n	800b582 <xTaskGenericNotifyWait+0xce>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 800b57c:	2300      	movs	r3, #0
 800b57e:	617b      	str	r3, [r7, #20]
 800b580:	e00e      	b.n	800b5a0 <xTaskGenericNotifyWait+0xec>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800b582:	4b0e      	ldr	r3, [pc, #56]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	68fa      	ldr	r2, [r7, #12]
 800b588:	3214      	adds	r2, #20
 800b58a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b58e:	687a      	ldr	r2, [r7, #4]
 800b590:	43d2      	mvns	r2, r2
 800b592:	4011      	ands	r1, r2
 800b594:	68fa      	ldr	r2, [r7, #12]
 800b596:	3214      	adds	r2, #20
 800b598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 800b59c:	2301      	movs	r3, #1
 800b59e:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 800b5a0:	4b06      	ldr	r3, [pc, #24]	; (800b5bc <xTaskGenericNotifyWait+0x108>)
 800b5a2:	681a      	ldr	r2, [r3, #0]
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	4413      	add	r3, r2
 800b5a8:	3354      	adds	r3, #84	; 0x54
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800b5ae:	f000 ffb3 	bl	800c518 <vPortExitCritical>

        return xReturn;
 800b5b2:	697b      	ldr	r3, [r7, #20]
    }
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3718      	adds	r7, #24
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}
 800b5bc:	20000938 	.word	0x20000938
 800b5c0:	e000ed04 	.word	0xe000ed04

0800b5c4 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b090      	sub	sp, #64	; 0x40
 800b5c8:	af02      	add	r7, sp, #8
 800b5ca:	60f8      	str	r0, [r7, #12]
 800b5cc:	60b9      	str	r1, [r7, #8]
 800b5ce:	607a      	str	r2, [r7, #4]
 800b5d0:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d00a      	beq.n	800b5f2 <xTaskGenericNotify+0x2e>
        __asm volatile
 800b5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e0:	f383 8811 	msr	BASEPRI, r3
 800b5e4:	f3bf 8f6f 	isb	sy
 800b5e8:	f3bf 8f4f 	dsb	sy
 800b5ec:	623b      	str	r3, [r7, #32]
    }
 800b5ee:	bf00      	nop
 800b5f0:	e7fe      	b.n	800b5f0 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d10a      	bne.n	800b60e <xTaskGenericNotify+0x4a>
        __asm volatile
 800b5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5fc:	f383 8811 	msr	BASEPRI, r3
 800b600:	f3bf 8f6f 	isb	sy
 800b604:	f3bf 8f4f 	dsb	sy
 800b608:	61fb      	str	r3, [r7, #28]
    }
 800b60a:	bf00      	nop
 800b60c:	e7fe      	b.n	800b60c <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 800b612:	f000 ff51 	bl	800c4b8 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800b616:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d006      	beq.n	800b62a <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800b61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61e:	68ba      	ldr	r2, [r7, #8]
 800b620:	3214      	adds	r2, #20
 800b622:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b628:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800b62a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	4413      	add	r3, r2
 800b630:	3354      	adds	r3, #84	; 0x54
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800b638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	4413      	add	r3, r2
 800b63e:	3354      	adds	r3, #84	; 0x54
 800b640:	2202      	movs	r2, #2
 800b642:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800b644:	78fb      	ldrb	r3, [r7, #3]
 800b646:	2b04      	cmp	r3, #4
 800b648:	d83b      	bhi.n	800b6c2 <xTaskGenericNotify+0xfe>
 800b64a:	a201      	add	r2, pc, #4	; (adr r2, 800b650 <xTaskGenericNotify+0x8c>)
 800b64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b650:	0800b6e1 	.word	0x0800b6e1
 800b654:	0800b665 	.word	0x0800b665
 800b658:	0800b681 	.word	0x0800b681
 800b65c:	0800b699 	.word	0x0800b699
 800b660:	0800b6a7 	.word	0x0800b6a7
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800b664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b666:	68ba      	ldr	r2, [r7, #8]
 800b668:	3214      	adds	r2, #20
 800b66a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	ea42 0103 	orr.w	r1, r2, r3
 800b674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b676:	68ba      	ldr	r2, [r7, #8]
 800b678:	3214      	adds	r2, #20
 800b67a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b67e:	e032      	b.n	800b6e6 <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800b680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b682:	68ba      	ldr	r2, [r7, #8]
 800b684:	3214      	adds	r2, #20
 800b686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b68a:	1c59      	adds	r1, r3, #1
 800b68c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68e:	68ba      	ldr	r2, [r7, #8]
 800b690:	3214      	adds	r2, #20
 800b692:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b696:	e026      	b.n	800b6e6 <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69a:	68ba      	ldr	r2, [r7, #8]
 800b69c:	3214      	adds	r2, #20
 800b69e:	6879      	ldr	r1, [r7, #4]
 800b6a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b6a4:	e01f      	b.n	800b6e6 <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b6a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b6aa:	2b02      	cmp	r3, #2
 800b6ac:	d006      	beq.n	800b6bc <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b0:	68ba      	ldr	r2, [r7, #8]
 800b6b2:	3214      	adds	r2, #20
 800b6b4:	6879      	ldr	r1, [r7, #4]
 800b6b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800b6ba:	e014      	b.n	800b6e6 <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 800b6c0:	e011      	b.n	800b6e6 <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800b6c2:	4b55      	ldr	r3, [pc, #340]	; (800b818 <xTaskGenericNotify+0x254>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00c      	beq.n	800b6e4 <xTaskGenericNotify+0x120>
        __asm volatile
 800b6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	61bb      	str	r3, [r7, #24]
    }
 800b6dc:	bf00      	nop
 800b6de:	e7fe      	b.n	800b6de <xTaskGenericNotify+0x11a>
                    break;
 800b6e0:	bf00      	nop
 800b6e2:	e000      	b.n	800b6e6 <xTaskGenericNotify+0x122>

                    break;
 800b6e4:	bf00      	nop
            }

            traceTASK_NOTIFY(  );
 800b6e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f002 fd6d 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 800b6ee:	4601      	mov	r1, r0
 800b6f0:	78fa      	ldrb	r2, [r7, #3]
 800b6f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6f4:	9300      	str	r3, [sp, #0]
 800b6f6:	4613      	mov	r3, r2
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	203e      	movs	r0, #62	; 0x3e
 800b6fc:	f001 ffc4 	bl	800d688 <SEGGER_SYSVIEW_RecordU32x4>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b700:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b704:	2b01      	cmp	r3, #1
 800b706:	d17f      	bne.n	800b808 <xTaskGenericNotify+0x244>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800b708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70a:	695b      	ldr	r3, [r3, #20]
 800b70c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b70e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b710:	689b      	ldr	r3, [r3, #8]
 800b712:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b714:	68d2      	ldr	r2, [r2, #12]
 800b716:	609a      	str	r2, [r3, #8]
 800b718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b71e:	6892      	ldr	r2, [r2, #8]
 800b720:	605a      	str	r2, [r3, #4]
 800b722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b724:	685a      	ldr	r2, [r3, #4]
 800b726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b728:	3304      	adds	r3, #4
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d103      	bne.n	800b736 <xTaskGenericNotify+0x172>
 800b72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b730:	68da      	ldr	r2, [r3, #12]
 800b732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b734:	605a      	str	r2, [r3, #4]
 800b736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b738:	2200      	movs	r2, #0
 800b73a:	615a      	str	r2, [r3, #20]
 800b73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	1e5a      	subs	r2, r3, #1
 800b742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b744:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800b746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b748:	4618      	mov	r0, r3
 800b74a:	f002 fc9b 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b752:	2201      	movs	r2, #1
 800b754:	409a      	lsls	r2, r3
 800b756:	4b31      	ldr	r3, [pc, #196]	; (800b81c <xTaskGenericNotify+0x258>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	4a2f      	ldr	r2, [pc, #188]	; (800b81c <xTaskGenericNotify+0x258>)
 800b75e:	6013      	str	r3, [r2, #0]
 800b760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b764:	492e      	ldr	r1, [pc, #184]	; (800b820 <xTaskGenericNotify+0x25c>)
 800b766:	4613      	mov	r3, r2
 800b768:	009b      	lsls	r3, r3, #2
 800b76a:	4413      	add	r3, r2
 800b76c:	009b      	lsls	r3, r3, #2
 800b76e:	440b      	add	r3, r1
 800b770:	3304      	adds	r3, #4
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	627b      	str	r3, [r7, #36]	; 0x24
 800b776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b77a:	609a      	str	r2, [r3, #8]
 800b77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b77e:	689a      	ldr	r2, [r3, #8]
 800b780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b782:	60da      	str	r2, [r3, #12]
 800b784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b78a:	3204      	adds	r2, #4
 800b78c:	605a      	str	r2, [r3, #4]
 800b78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b790:	1d1a      	adds	r2, r3, #4
 800b792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b794:	609a      	str	r2, [r3, #8]
 800b796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b79a:	4613      	mov	r3, r2
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	4413      	add	r3, r2
 800b7a0:	009b      	lsls	r3, r3, #2
 800b7a2:	4a1f      	ldr	r2, [pc, #124]	; (800b820 <xTaskGenericNotify+0x25c>)
 800b7a4:	441a      	add	r2, r3
 800b7a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a8:	615a      	str	r2, [r3, #20]
 800b7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7ae:	491c      	ldr	r1, [pc, #112]	; (800b820 <xTaskGenericNotify+0x25c>)
 800b7b0:	4613      	mov	r3, r2
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	4413      	add	r3, r2
 800b7b6:	009b      	lsls	r3, r3, #2
 800b7b8:	440b      	add	r3, r1
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	1c59      	adds	r1, r3, #1
 800b7be:	4818      	ldr	r0, [pc, #96]	; (800b820 <xTaskGenericNotify+0x25c>)
 800b7c0:	4613      	mov	r3, r2
 800b7c2:	009b      	lsls	r3, r3, #2
 800b7c4:	4413      	add	r3, r2
 800b7c6:	009b      	lsls	r3, r3, #2
 800b7c8:	4403      	add	r3, r0
 800b7ca:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d00a      	beq.n	800b7ea <xTaskGenericNotify+0x226>
        __asm volatile
 800b7d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d8:	f383 8811 	msr	BASEPRI, r3
 800b7dc:	f3bf 8f6f 	isb	sy
 800b7e0:	f3bf 8f4f 	dsb	sy
 800b7e4:	617b      	str	r3, [r7, #20]
    }
 800b7e6:	bf00      	nop
 800b7e8:	e7fe      	b.n	800b7e8 <xTaskGenericNotify+0x224>
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7ee:	4b0d      	ldr	r3, [pc, #52]	; (800b824 <xTaskGenericNotify+0x260>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f4:	429a      	cmp	r2, r3
 800b7f6:	d907      	bls.n	800b808 <xTaskGenericNotify+0x244>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800b7f8:	4b0b      	ldr	r3, [pc, #44]	; (800b828 <xTaskGenericNotify+0x264>)
 800b7fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7fe:	601a      	str	r2, [r3, #0]
 800b800:	f3bf 8f4f 	dsb	sy
 800b804:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b808:	f000 fe86 	bl	800c518 <vPortExitCritical>

        return xReturn;
 800b80c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 800b80e:	4618      	mov	r0, r3
 800b810:	3738      	adds	r7, #56	; 0x38
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	20000a14 	.word	0x20000a14
 800b81c:	20000a18 	.word	0x20000a18
 800b820:	2000093c 	.word	0x2000093c
 800b824:	20000938 	.word	0x20000938
 800b828:	e000ed04 	.word	0xe000ed04

0800b82c <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b094      	sub	sp, #80	; 0x50
 800b830:	af02      	add	r7, sp, #8
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
 800b838:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800b83a:	2301      	movs	r3, #1
 800b83c:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d10a      	bne.n	800b85a <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 800b844:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b848:	f383 8811 	msr	BASEPRI, r3
 800b84c:	f3bf 8f6f 	isb	sy
 800b850:	f3bf 8f4f 	dsb	sy
 800b854:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800b856:	bf00      	nop
 800b858:	e7fe      	b.n	800b858 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d00a      	beq.n	800b876 <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 800b860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b864:	f383 8811 	msr	BASEPRI, r3
 800b868:	f3bf 8f6f 	isb	sy
 800b86c:	f3bf 8f4f 	dsb	sy
 800b870:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800b872:	bf00      	nop
 800b874:	e7fe      	b.n	800b874 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b876:	f000 ff09 	bl	800c68c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	643b      	str	r3, [r7, #64]	; 0x40
        __asm volatile
 800b87e:	f3ef 8211 	mrs	r2, BASEPRI
 800b882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b886:	f383 8811 	msr	BASEPRI, r3
 800b88a:	f3bf 8f6f 	isb	sy
 800b88e:	f3bf 8f4f 	dsb	sy
 800b892:	623a      	str	r2, [r7, #32]
 800b894:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 800b896:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b898:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 800b89a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d006      	beq.n	800b8ae <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800b8a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8a2:	68ba      	ldr	r2, [r7, #8]
 800b8a4:	3214      	adds	r2, #20
 800b8a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b8aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8ac:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800b8ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	3354      	adds	r3, #84	; 0x54
 800b8b6:	781b      	ldrb	r3, [r3, #0]
 800b8b8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800b8bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	4413      	add	r3, r2
 800b8c2:	3354      	adds	r3, #84	; 0x54
 800b8c4:	2202      	movs	r2, #2
 800b8c6:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800b8c8:	78fb      	ldrb	r3, [r7, #3]
 800b8ca:	2b04      	cmp	r3, #4
 800b8cc:	d83b      	bhi.n	800b946 <xTaskGenericNotifyFromISR+0x11a>
 800b8ce:	a201      	add	r2, pc, #4	; (adr r2, 800b8d4 <xTaskGenericNotifyFromISR+0xa8>)
 800b8d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8d4:	0800b965 	.word	0x0800b965
 800b8d8:	0800b8e9 	.word	0x0800b8e9
 800b8dc:	0800b905 	.word	0x0800b905
 800b8e0:	0800b91d 	.word	0x0800b91d
 800b8e4:	0800b92b 	.word	0x0800b92b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800b8e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	3214      	adds	r2, #20
 800b8ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	ea42 0103 	orr.w	r1, r2, r3
 800b8f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	3214      	adds	r2, #20
 800b8fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b902:	e032      	b.n	800b96a <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800b904:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b906:	68ba      	ldr	r2, [r7, #8]
 800b908:	3214      	adds	r2, #20
 800b90a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b90e:	1c59      	adds	r1, r3, #1
 800b910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b912:	68ba      	ldr	r2, [r7, #8]
 800b914:	3214      	adds	r2, #20
 800b916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b91a:	e026      	b.n	800b96a <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b91c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	3214      	adds	r2, #20
 800b922:	6879      	ldr	r1, [r7, #4]
 800b924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800b928:	e01f      	b.n	800b96a <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b92a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b92e:	2b02      	cmp	r3, #2
 800b930:	d006      	beq.n	800b940 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800b932:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b934:	68ba      	ldr	r2, [r7, #8]
 800b936:	3214      	adds	r2, #20
 800b938:	6879      	ldr	r1, [r7, #4]
 800b93a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800b93e:	e014      	b.n	800b96a <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 800b940:	2300      	movs	r3, #0
 800b942:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 800b944:	e011      	b.n	800b96a <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800b946:	4b69      	ldr	r3, [pc, #420]	; (800baec <xTaskGenericNotifyFromISR+0x2c0>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d00c      	beq.n	800b968 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 800b94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b952:	f383 8811 	msr	BASEPRI, r3
 800b956:	f3bf 8f6f 	isb	sy
 800b95a:	f3bf 8f4f 	dsb	sy
 800b95e:	61bb      	str	r3, [r7, #24]
    }
 800b960:	bf00      	nop
 800b962:	e7fe      	b.n	800b962 <xTaskGenericNotifyFromISR+0x136>
                    break;
 800b964:	bf00      	nop
 800b966:	e000      	b.n	800b96a <xTaskGenericNotifyFromISR+0x13e>
                    break;
 800b968:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 800b96a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b96c:	4618      	mov	r0, r3
 800b96e:	f002 fc2b 	bl	800e1c8 <SEGGER_SYSVIEW_ShrinkId>
 800b972:	78f9      	ldrb	r1, [r7, #3]
 800b974:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b976:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b978:	9201      	str	r2, [sp, #4]
 800b97a:	9300      	str	r3, [sp, #0]
 800b97c:	460b      	mov	r3, r1
 800b97e:	687a      	ldr	r2, [r7, #4]
 800b980:	4601      	mov	r1, r0
 800b982:	203f      	movs	r0, #63	; 0x3f
 800b984:	f001 ff12 	bl	800d7ac <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b988:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	f040 80a2 	bne.w	800bad6 <xTaskGenericNotifyFromISR+0x2aa>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b992:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b996:	2b00      	cmp	r3, #0
 800b998:	d00a      	beq.n	800b9b0 <xTaskGenericNotifyFromISR+0x184>
        __asm volatile
 800b99a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b99e:	f383 8811 	msr	BASEPRI, r3
 800b9a2:	f3bf 8f6f 	isb	sy
 800b9a6:	f3bf 8f4f 	dsb	sy
 800b9aa:	617b      	str	r3, [r7, #20]
    }
 800b9ac:	bf00      	nop
 800b9ae:	e7fe      	b.n	800b9ae <xTaskGenericNotifyFromISR+0x182>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9b0:	4b4f      	ldr	r3, [pc, #316]	; (800baf0 <xTaskGenericNotifyFromISR+0x2c4>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d162      	bne.n	800ba7e <xTaskGenericNotifyFromISR+0x252>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800b9b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9ba:	695b      	ldr	r3, [r3, #20]
 800b9bc:	633b      	str	r3, [r7, #48]	; 0x30
 800b9be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9c0:	689b      	ldr	r3, [r3, #8]
 800b9c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b9c4:	68d2      	ldr	r2, [r2, #12]
 800b9c6:	609a      	str	r2, [r3, #8]
 800b9c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b9ce:	6892      	ldr	r2, [r2, #8]
 800b9d0:	605a      	str	r2, [r3, #4]
 800b9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d4:	685a      	ldr	r2, [r3, #4]
 800b9d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9d8:	3304      	adds	r3, #4
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d103      	bne.n	800b9e6 <xTaskGenericNotifyFromISR+0x1ba>
 800b9de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9e0:	68da      	ldr	r2, [r3, #12]
 800b9e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e4:	605a      	str	r2, [r3, #4]
 800b9e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	615a      	str	r2, [r3, #20]
 800b9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	1e5a      	subs	r2, r3, #1
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f4:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800b9f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f002 fb43 	bl	800e084 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b9fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba02:	2201      	movs	r2, #1
 800ba04:	409a      	lsls	r2, r3
 800ba06:	4b3b      	ldr	r3, [pc, #236]	; (800baf4 <xTaskGenericNotifyFromISR+0x2c8>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	4a39      	ldr	r2, [pc, #228]	; (800baf4 <xTaskGenericNotifyFromISR+0x2c8>)
 800ba0e:	6013      	str	r3, [r2, #0]
 800ba10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba14:	4938      	ldr	r1, [pc, #224]	; (800baf8 <xTaskGenericNotifyFromISR+0x2cc>)
 800ba16:	4613      	mov	r3, r2
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	4413      	add	r3, r2
 800ba1c:	009b      	lsls	r3, r3, #2
 800ba1e:	440b      	add	r3, r1
 800ba20:	3304      	adds	r3, #4
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba2a:	609a      	str	r2, [r3, #8]
 800ba2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba2e:	689a      	ldr	r2, [r3, #8]
 800ba30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba32:	60da      	str	r2, [r3, #12]
 800ba34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba36:	689b      	ldr	r3, [r3, #8]
 800ba38:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ba3a:	3204      	adds	r2, #4
 800ba3c:	605a      	str	r2, [r3, #4]
 800ba3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba40:	1d1a      	adds	r2, r3, #4
 800ba42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba44:	609a      	str	r2, [r3, #8]
 800ba46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba4a:	4613      	mov	r3, r2
 800ba4c:	009b      	lsls	r3, r3, #2
 800ba4e:	4413      	add	r3, r2
 800ba50:	009b      	lsls	r3, r3, #2
 800ba52:	4a29      	ldr	r2, [pc, #164]	; (800baf8 <xTaskGenericNotifyFromISR+0x2cc>)
 800ba54:	441a      	add	r2, r3
 800ba56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba58:	615a      	str	r2, [r3, #20]
 800ba5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba5e:	4926      	ldr	r1, [pc, #152]	; (800baf8 <xTaskGenericNotifyFromISR+0x2cc>)
 800ba60:	4613      	mov	r3, r2
 800ba62:	009b      	lsls	r3, r3, #2
 800ba64:	4413      	add	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	440b      	add	r3, r1
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	1c59      	adds	r1, r3, #1
 800ba6e:	4822      	ldr	r0, [pc, #136]	; (800baf8 <xTaskGenericNotifyFromISR+0x2cc>)
 800ba70:	4613      	mov	r3, r2
 800ba72:	009b      	lsls	r3, r3, #2
 800ba74:	4413      	add	r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	4403      	add	r3, r0
 800ba7a:	6019      	str	r1, [r3, #0]
 800ba7c:	e01b      	b.n	800bab6 <xTaskGenericNotifyFromISR+0x28a>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ba7e:	4b1f      	ldr	r3, [pc, #124]	; (800bafc <xTaskGenericNotifyFromISR+0x2d0>)
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	637b      	str	r3, [r7, #52]	; 0x34
 800ba84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ba88:	61da      	str	r2, [r3, #28]
 800ba8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba8c:	689a      	ldr	r2, [r3, #8]
 800ba8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba90:	621a      	str	r2, [r3, #32]
 800ba92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba94:	689b      	ldr	r3, [r3, #8]
 800ba96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ba98:	3218      	adds	r2, #24
 800ba9a:	605a      	str	r2, [r3, #4]
 800ba9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba9e:	f103 0218 	add.w	r2, r3, #24
 800baa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800baa4:	609a      	str	r2, [r3, #8]
 800baa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800baa8:	4a14      	ldr	r2, [pc, #80]	; (800bafc <xTaskGenericNotifyFromISR+0x2d0>)
 800baaa:	629a      	str	r2, [r3, #40]	; 0x28
 800baac:	4b13      	ldr	r3, [pc, #76]	; (800bafc <xTaskGenericNotifyFromISR+0x2d0>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	3301      	adds	r3, #1
 800bab2:	4a12      	ldr	r2, [pc, #72]	; (800bafc <xTaskGenericNotifyFromISR+0x2d0>)
 800bab4:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bab6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baba:	4b11      	ldr	r3, [pc, #68]	; (800bb00 <xTaskGenericNotifyFromISR+0x2d4>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d908      	bls.n	800bad6 <xTaskGenericNotifyFromISR+0x2aa>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800bac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d002      	beq.n	800bad0 <xTaskGenericNotifyFromISR+0x2a4>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800baca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bacc:	2201      	movs	r2, #1
 800bace:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800bad0:	4b0c      	ldr	r3, [pc, #48]	; (800bb04 <xTaskGenericNotifyFromISR+0x2d8>)
 800bad2:	2201      	movs	r2, #1
 800bad4:	601a      	str	r2, [r3, #0]
 800bad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bad8:	613b      	str	r3, [r7, #16]
        __asm volatile
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	f383 8811 	msr	BASEPRI, r3
    }
 800bae0:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 800bae2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 800bae4:	4618      	mov	r0, r3
 800bae6:	3748      	adds	r7, #72	; 0x48
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	20000a14 	.word	0x20000a14
 800baf0:	20000a38 	.word	0x20000a38
 800baf4:	20000a18 	.word	0x20000a18
 800baf8:	2000093c 	.word	0x2000093c
 800bafc:	200009d0 	.word	0x200009d0
 800bb00:	20000938 	.word	0x20000938
 800bb04:	20000a24 	.word	0x20000a24

0800bb08 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b086      	sub	sp, #24
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800bb12:	4b36      	ldr	r3, [pc, #216]	; (800bbec <prvAddCurrentTaskToDelayedList+0xe4>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb18:	4b35      	ldr	r3, [pc, #212]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fd fd74 	bl	800960c <uxListRemove>
 800bb24:	4603      	mov	r3, r0
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d10b      	bne.n	800bb42 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bb2a:	4b31      	ldr	r3, [pc, #196]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb30:	2201      	movs	r2, #1
 800bb32:	fa02 f303 	lsl.w	r3, r2, r3
 800bb36:	43da      	mvns	r2, r3
 800bb38:	4b2e      	ldr	r3, [pc, #184]	; (800bbf4 <prvAddCurrentTaskToDelayedList+0xec>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4013      	ands	r3, r2
 800bb3e:	4a2d      	ldr	r2, [pc, #180]	; (800bbf4 <prvAddCurrentTaskToDelayedList+0xec>)
 800bb40:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb48:	d124      	bne.n	800bb94 <prvAddCurrentTaskToDelayedList+0x8c>
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d021      	beq.n	800bb94 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bb50:	4b29      	ldr	r3, [pc, #164]	; (800bbf8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	613b      	str	r3, [r7, #16]
 800bb56:	4b26      	ldr	r3, [pc, #152]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	693a      	ldr	r2, [r7, #16]
 800bb5c:	609a      	str	r2, [r3, #8]
 800bb5e:	4b24      	ldr	r3, [pc, #144]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	693a      	ldr	r2, [r7, #16]
 800bb64:	6892      	ldr	r2, [r2, #8]
 800bb66:	60da      	str	r2, [r3, #12]
 800bb68:	4b21      	ldr	r3, [pc, #132]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb6a:	681a      	ldr	r2, [r3, #0]
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	689b      	ldr	r3, [r3, #8]
 800bb70:	3204      	adds	r2, #4
 800bb72:	605a      	str	r2, [r3, #4]
 800bb74:	4b1e      	ldr	r3, [pc, #120]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	1d1a      	adds	r2, r3, #4
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	609a      	str	r2, [r3, #8]
 800bb7e:	4b1c      	ldr	r3, [pc, #112]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a1d      	ldr	r2, [pc, #116]	; (800bbf8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800bb84:	615a      	str	r2, [r3, #20]
 800bb86:	4b1c      	ldr	r3, [pc, #112]	; (800bbf8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	3301      	adds	r3, #1
 800bb8c:	4a1a      	ldr	r2, [pc, #104]	; (800bbf8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800bb8e:	6013      	str	r3, [r2, #0]
 800bb90:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800bb92:	e026      	b.n	800bbe2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800bb94:	697a      	ldr	r2, [r7, #20]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4413      	add	r3, r2
 800bb9a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bb9c:	4b14      	ldr	r3, [pc, #80]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800bba4:	68fa      	ldr	r2, [r7, #12]
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	429a      	cmp	r2, r3
 800bbaa:	d209      	bcs.n	800bbc0 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbac:	4b13      	ldr	r3, [pc, #76]	; (800bbfc <prvAddCurrentTaskToDelayedList+0xf4>)
 800bbae:	681a      	ldr	r2, [r3, #0]
 800bbb0:	4b0f      	ldr	r3, [pc, #60]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	3304      	adds	r3, #4
 800bbb6:	4619      	mov	r1, r3
 800bbb8:	4610      	mov	r0, r2
 800bbba:	f7fd fcee 	bl	800959a <vListInsert>
}
 800bbbe:	e010      	b.n	800bbe2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbc0:	4b0f      	ldr	r3, [pc, #60]	; (800bc00 <prvAddCurrentTaskToDelayedList+0xf8>)
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	4b0a      	ldr	r3, [pc, #40]	; (800bbf0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	3304      	adds	r3, #4
 800bbca:	4619      	mov	r1, r3
 800bbcc:	4610      	mov	r0, r2
 800bbce:	f7fd fce4 	bl	800959a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800bbd2:	4b0c      	ldr	r3, [pc, #48]	; (800bc04 <prvAddCurrentTaskToDelayedList+0xfc>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	68fa      	ldr	r2, [r7, #12]
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d202      	bcs.n	800bbe2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 800bbdc:	4a09      	ldr	r2, [pc, #36]	; (800bc04 <prvAddCurrentTaskToDelayedList+0xfc>)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6013      	str	r3, [r2, #0]
}
 800bbe2:	bf00      	nop
 800bbe4:	3718      	adds	r7, #24
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}
 800bbea:	bf00      	nop
 800bbec:	20000a14 	.word	0x20000a14
 800bbf0:	20000938 	.word	0x20000938
 800bbf4:	20000a18 	.word	0x20000a18
 800bbf8:	200009fc 	.word	0x200009fc
 800bbfc:	200009cc 	.word	0x200009cc
 800bc00:	200009c8 	.word	0x200009c8
 800bc04:	20000a30 	.word	0x20000a30

0800bc08 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800bc12:	f000 faef 	bl	800c1f4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800bc16:	4b11      	ldr	r3, [pc, #68]	; (800bc5c <xTimerCreateTimerTask+0x54>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d00b      	beq.n	800bc36 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 800bc1e:	4b10      	ldr	r3, [pc, #64]	; (800bc60 <xTimerCreateTimerTask+0x58>)
 800bc20:	9301      	str	r3, [sp, #4]
 800bc22:	2302      	movs	r3, #2
 800bc24:	9300      	str	r3, [sp, #0]
 800bc26:	2300      	movs	r3, #0
 800bc28:	f44f 7282 	mov.w	r2, #260	; 0x104
 800bc2c:	490d      	ldr	r1, [pc, #52]	; (800bc64 <xTimerCreateTimerTask+0x5c>)
 800bc2e:	480e      	ldr	r0, [pc, #56]	; (800bc68 <xTimerCreateTimerTask+0x60>)
 800bc30:	f7fe fab4 	bl	800a19c <xTaskCreate>
 800bc34:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d10a      	bne.n	800bc52 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 800bc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc40:	f383 8811 	msr	BASEPRI, r3
 800bc44:	f3bf 8f6f 	isb	sy
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	603b      	str	r3, [r7, #0]
    }
 800bc4e:	bf00      	nop
 800bc50:	e7fe      	b.n	800bc50 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800bc52:	687b      	ldr	r3, [r7, #4]
    }
 800bc54:	4618      	mov	r0, r3
 800bc56:	3708      	adds	r7, #8
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}
 800bc5c:	20000a6c 	.word	0x20000a6c
 800bc60:	20000a70 	.word	0x20000a70
 800bc64:	080123c0 	.word	0x080123c0
 800bc68:	0800be61 	.word	0x0800be61

0800bc6c <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b088      	sub	sp, #32
 800bc70:	af02      	add	r7, sp, #8
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	60b9      	str	r1, [r7, #8]
 800bc76:	607a      	str	r2, [r7, #4]
 800bc78:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800bc7a:	202c      	movs	r0, #44	; 0x2c
 800bc7c:	f000 fd46 	bl	800c70c <pvPortMalloc>
 800bc80:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d00d      	beq.n	800bca4 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	9301      	str	r3, [sp, #4]
 800bc94:	6a3b      	ldr	r3, [r7, #32]
 800bc96:	9300      	str	r3, [sp, #0]
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	687a      	ldr	r2, [r7, #4]
 800bc9c:	68b9      	ldr	r1, [r7, #8]
 800bc9e:	68f8      	ldr	r0, [r7, #12]
 800bca0:	f000 f805 	bl	800bcae <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800bca4:	697b      	ldr	r3, [r7, #20]
        }
 800bca6:	4618      	mov	r0, r3
 800bca8:	3718      	adds	r7, #24
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800bcae:	b580      	push	{r7, lr}
 800bcb0:	b086      	sub	sp, #24
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	60f8      	str	r0, [r7, #12]
 800bcb6:	60b9      	str	r1, [r7, #8]
 800bcb8:	607a      	str	r2, [r7, #4]
 800bcba:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d10a      	bne.n	800bcd8 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 800bcc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc6:	f383 8811 	msr	BASEPRI, r3
 800bcca:	f3bf 8f6f 	isb	sy
 800bcce:	f3bf 8f4f 	dsb	sy
 800bcd2:	617b      	str	r3, [r7, #20]
    }
 800bcd4:	bf00      	nop
 800bcd6:	e7fe      	b.n	800bcd6 <prvInitialiseNewTimer+0x28>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 800bcd8:	f000 fa8c 	bl	800c1f4 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 800bcdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcde:	68fa      	ldr	r2, [r7, #12]
 800bce0:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800bce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bce4:	68ba      	ldr	r2, [r7, #8]
 800bce6:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 800bce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcea:	683a      	ldr	r2, [r7, #0]
 800bcec:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800bcee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf0:	6a3a      	ldr	r2, [r7, #32]
 800bcf2:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800bcf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	f7fd fc1d 	bl	8009538 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d008      	beq.n	800bd16 <prvInitialiseNewTimer+0x68>
        {
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800bd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd0a:	f043 0304 	orr.w	r3, r3, #4
 800bd0e:	b2da      	uxtb	r2, r3
 800bd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 800bd16:	bf00      	nop
 800bd18:	3718      	adds	r7, #24
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
	...

0800bd20 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b08a      	sub	sp, #40	; 0x28
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	60f8      	str	r0, [r7, #12]
 800bd28:	60b9      	str	r1, [r7, #8]
 800bd2a:	607a      	str	r2, [r7, #4]
 800bd2c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d10a      	bne.n	800bd4e <xTimerGenericCommand+0x2e>
        __asm volatile
 800bd38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd3c:	f383 8811 	msr	BASEPRI, r3
 800bd40:	f3bf 8f6f 	isb	sy
 800bd44:	f3bf 8f4f 	dsb	sy
 800bd48:	623b      	str	r3, [r7, #32]
    }
 800bd4a:	bf00      	nop
 800bd4c:	e7fe      	b.n	800bd4c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800bd4e:	4b1a      	ldr	r3, [pc, #104]	; (800bdb8 <xTimerGenericCommand+0x98>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d02a      	beq.n	800bdac <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	2b05      	cmp	r3, #5
 800bd66:	dc18      	bgt.n	800bd9a <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bd68:	f7ff fada 	bl	800b320 <xTaskGetSchedulerState>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b02      	cmp	r3, #2
 800bd70:	d109      	bne.n	800bd86 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bd72:	4b11      	ldr	r3, [pc, #68]	; (800bdb8 <xTimerGenericCommand+0x98>)
 800bd74:	6818      	ldr	r0, [r3, #0]
 800bd76:	f107 0114 	add.w	r1, r7, #20
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd7e:	f7fd fd77 	bl	8009870 <xQueueGenericSend>
 800bd82:	6278      	str	r0, [r7, #36]	; 0x24
 800bd84:	e012      	b.n	800bdac <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bd86:	4b0c      	ldr	r3, [pc, #48]	; (800bdb8 <xTimerGenericCommand+0x98>)
 800bd88:	6818      	ldr	r0, [r3, #0]
 800bd8a:	f107 0114 	add.w	r1, r7, #20
 800bd8e:	2300      	movs	r3, #0
 800bd90:	2200      	movs	r2, #0
 800bd92:	f7fd fd6d 	bl	8009870 <xQueueGenericSend>
 800bd96:	6278      	str	r0, [r7, #36]	; 0x24
 800bd98:	e008      	b.n	800bdac <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bd9a:	4b07      	ldr	r3, [pc, #28]	; (800bdb8 <xTimerGenericCommand+0x98>)
 800bd9c:	6818      	ldr	r0, [r3, #0]
 800bd9e:	f107 0114 	add.w	r1, r7, #20
 800bda2:	2300      	movs	r3, #0
 800bda4:	683a      	ldr	r2, [r7, #0]
 800bda6:	f7fd fe89 	bl	8009abc <xQueueGenericSendFromISR>
 800bdaa:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800bdac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800bdae:	4618      	mov	r0, r3
 800bdb0:	3728      	adds	r7, #40	; 0x28
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
 800bdb6:	bf00      	nop
 800bdb8:	20000a6c 	.word	0x20000a6c

0800bdbc <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b084      	sub	sp, #16
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	60f8      	str	r0, [r7, #12]
 800bdc4:	60b9      	str	r1, [r7, #8]
 800bdc6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800bdc8:	e008      	b.n	800bddc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	699b      	ldr	r3, [r3, #24]
 800bdce:	68ba      	ldr	r2, [r7, #8]
 800bdd0:	4413      	add	r3, r2
 800bdd2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6a1b      	ldr	r3, [r3, #32]
 800bdd8:	68f8      	ldr	r0, [r7, #12]
 800bdda:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	699a      	ldr	r2, [r3, #24]
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	18d1      	adds	r1, r2, r3
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	68f8      	ldr	r0, [r7, #12]
 800bdea:	f000 f8dd 	bl	800bfa8 <prvInsertTimerInActiveList>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d1ea      	bne.n	800bdca <prvReloadTimer+0xe>
        }
    }
 800bdf4:	bf00      	nop
 800bdf6:	bf00      	nop
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
	...

0800be00 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800be00:	b580      	push	{r7, lr}
 800be02:	b084      	sub	sp, #16
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
 800be08:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be0a:	4b14      	ldr	r3, [pc, #80]	; (800be5c <prvProcessExpiredTimer+0x5c>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	68db      	ldr	r3, [r3, #12]
 800be10:	68db      	ldr	r3, [r3, #12]
 800be12:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	3304      	adds	r3, #4
 800be18:	4618      	mov	r0, r3
 800be1a:	f7fd fbf7 	bl	800960c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be24:	f003 0304 	and.w	r3, r3, #4
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d005      	beq.n	800be38 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800be2c:	683a      	ldr	r2, [r7, #0]
 800be2e:	6879      	ldr	r1, [r7, #4]
 800be30:	68f8      	ldr	r0, [r7, #12]
 800be32:	f7ff ffc3 	bl	800bdbc <prvReloadTimer>
 800be36:	e008      	b.n	800be4a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be3e:	f023 0301 	bic.w	r3, r3, #1
 800be42:	b2da      	uxtb	r2, r3
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6a1b      	ldr	r3, [r3, #32]
 800be4e:	68f8      	ldr	r0, [r7, #12]
 800be50:	4798      	blx	r3
    }
 800be52:	bf00      	nop
 800be54:	3710      	adds	r7, #16
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	20000a64 	.word	0x20000a64

0800be60 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be68:	f107 0308 	add.w	r3, r7, #8
 800be6c:	4618      	mov	r0, r3
 800be6e:	f000 f857 	bl	800bf20 <prvGetNextExpireTime>
 800be72:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	4619      	mov	r1, r3
 800be78:	68f8      	ldr	r0, [r7, #12]
 800be7a:	f000 f803 	bl	800be84 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800be7e:	f000 f8d5 	bl	800c02c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be82:	e7f1      	b.n	800be68 <prvTimerTask+0x8>

0800be84 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800be84:	b580      	push	{r7, lr}
 800be86:	b084      	sub	sp, #16
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
 800be8c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800be8e:	f7fe fd19 	bl	800a8c4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be92:	f107 0308 	add.w	r3, r7, #8
 800be96:	4618      	mov	r0, r3
 800be98:	f000 f866 	bl	800bf68 <prvSampleTimeNow>
 800be9c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d130      	bne.n	800bf06 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d10a      	bne.n	800bec0 <prvProcessTimerOrBlockTask+0x3c>
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	429a      	cmp	r2, r3
 800beb0:	d806      	bhi.n	800bec0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800beb2:	f7fe fd15 	bl	800a8e0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800beb6:	68f9      	ldr	r1, [r7, #12]
 800beb8:	6878      	ldr	r0, [r7, #4]
 800beba:	f7ff ffa1 	bl	800be00 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800bebe:	e024      	b.n	800bf0a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d008      	beq.n	800bed8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bec6:	4b13      	ldr	r3, [pc, #76]	; (800bf14 <prvProcessTimerOrBlockTask+0x90>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d101      	bne.n	800bed4 <prvProcessTimerOrBlockTask+0x50>
 800bed0:	2301      	movs	r3, #1
 800bed2:	e000      	b.n	800bed6 <prvProcessTimerOrBlockTask+0x52>
 800bed4:	2300      	movs	r3, #0
 800bed6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bed8:	4b0f      	ldr	r3, [pc, #60]	; (800bf18 <prvProcessTimerOrBlockTask+0x94>)
 800beda:	6818      	ldr	r0, [r3, #0]
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	1ad3      	subs	r3, r2, r3
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	4619      	mov	r1, r3
 800bee6:	f7fe f925 	bl	800a134 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800beea:	f7fe fcf9 	bl	800a8e0 <xTaskResumeAll>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d10a      	bne.n	800bf0a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800bef4:	4b09      	ldr	r3, [pc, #36]	; (800bf1c <prvProcessTimerOrBlockTask+0x98>)
 800bef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800befa:	601a      	str	r2, [r3, #0]
 800befc:	f3bf 8f4f 	dsb	sy
 800bf00:	f3bf 8f6f 	isb	sy
    }
 800bf04:	e001      	b.n	800bf0a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800bf06:	f7fe fceb 	bl	800a8e0 <xTaskResumeAll>
    }
 800bf0a:	bf00      	nop
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	20000a68 	.word	0x20000a68
 800bf18:	20000a6c 	.word	0x20000a6c
 800bf1c:	e000ed04 	.word	0xe000ed04

0800bf20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800bf20:	b480      	push	{r7}
 800bf22:	b085      	sub	sp, #20
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bf28:	4b0e      	ldr	r3, [pc, #56]	; (800bf64 <prvGetNextExpireTime+0x44>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d101      	bne.n	800bf36 <prvGetNextExpireTime+0x16>
 800bf32:	2201      	movs	r2, #1
 800bf34:	e000      	b.n	800bf38 <prvGetNextExpireTime+0x18>
 800bf36:	2200      	movs	r2, #0
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d105      	bne.n	800bf50 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf44:	4b07      	ldr	r3, [pc, #28]	; (800bf64 <prvGetNextExpireTime+0x44>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	68db      	ldr	r3, [r3, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	60fb      	str	r3, [r7, #12]
 800bf4e:	e001      	b.n	800bf54 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800bf50:	2300      	movs	r3, #0
 800bf52:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800bf54:	68fb      	ldr	r3, [r7, #12]
    }
 800bf56:	4618      	mov	r0, r3
 800bf58:	3714      	adds	r7, #20
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	20000a64 	.word	0x20000a64

0800bf68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800bf70:	f7fe fdb6 	bl	800aae0 <xTaskGetTickCount>
 800bf74:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800bf76:	4b0b      	ldr	r3, [pc, #44]	; (800bfa4 <prvSampleTimeNow+0x3c>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	68fa      	ldr	r2, [r7, #12]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d205      	bcs.n	800bf8c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800bf80:	f000 f912 	bl	800c1a8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2201      	movs	r2, #1
 800bf88:	601a      	str	r2, [r3, #0]
 800bf8a:	e002      	b.n	800bf92 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800bf92:	4a04      	ldr	r2, [pc, #16]	; (800bfa4 <prvSampleTimeNow+0x3c>)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800bf98:	68fb      	ldr	r3, [r7, #12]
    }
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3710      	adds	r7, #16
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd80      	pop	{r7, pc}
 800bfa2:	bf00      	nop
 800bfa4:	20000a74 	.word	0x20000a74

0800bfa8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b086      	sub	sp, #24
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	60b9      	str	r1, [r7, #8]
 800bfb2:	607a      	str	r2, [r7, #4]
 800bfb4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	68ba      	ldr	r2, [r7, #8]
 800bfbe:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	68fa      	ldr	r2, [r7, #12]
 800bfc4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800bfc6:	68ba      	ldr	r2, [r7, #8]
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d812      	bhi.n	800bff4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfce:	687a      	ldr	r2, [r7, #4]
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	1ad2      	subs	r2, r2, r3
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	699b      	ldr	r3, [r3, #24]
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d302      	bcc.n	800bfe2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	617b      	str	r3, [r7, #20]
 800bfe0:	e01b      	b.n	800c01a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bfe2:	4b10      	ldr	r3, [pc, #64]	; (800c024 <prvInsertTimerInActiveList+0x7c>)
 800bfe4:	681a      	ldr	r2, [r3, #0]
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	4619      	mov	r1, r3
 800bfec:	4610      	mov	r0, r2
 800bfee:	f7fd fad4 	bl	800959a <vListInsert>
 800bff2:	e012      	b.n	800c01a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d206      	bcs.n	800c00a <prvInsertTimerInActiveList+0x62>
 800bffc:	68ba      	ldr	r2, [r7, #8]
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	429a      	cmp	r2, r3
 800c002:	d302      	bcc.n	800c00a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800c004:	2301      	movs	r3, #1
 800c006:	617b      	str	r3, [r7, #20]
 800c008:	e007      	b.n	800c01a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c00a:	4b07      	ldr	r3, [pc, #28]	; (800c028 <prvInsertTimerInActiveList+0x80>)
 800c00c:	681a      	ldr	r2, [r3, #0]
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	3304      	adds	r3, #4
 800c012:	4619      	mov	r1, r3
 800c014:	4610      	mov	r0, r2
 800c016:	f7fd fac0 	bl	800959a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800c01a:	697b      	ldr	r3, [r7, #20]
    }
 800c01c:	4618      	mov	r0, r3
 800c01e:	3718      	adds	r7, #24
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}
 800c024:	20000a68 	.word	0x20000a68
 800c028:	20000a64 	.word	0x20000a64

0800c02c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b088      	sub	sp, #32
 800c030:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c032:	e0a6      	b.n	800c182 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	2b00      	cmp	r3, #0
 800c038:	f2c0 80a3 	blt.w	800c182 <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c040:	69fb      	ldr	r3, [r7, #28]
 800c042:	695b      	ldr	r3, [r3, #20]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d004      	beq.n	800c052 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c048:	69fb      	ldr	r3, [r7, #28]
 800c04a:	3304      	adds	r3, #4
 800c04c:	4618      	mov	r0, r3
 800c04e:	f7fd fadd 	bl	800960c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c052:	1d3b      	adds	r3, r7, #4
 800c054:	4618      	mov	r0, r3
 800c056:	f7ff ff87 	bl	800bf68 <prvSampleTimeNow>
 800c05a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	3b01      	subs	r3, #1
 800c060:	2b08      	cmp	r3, #8
 800c062:	f200 808d 	bhi.w	800c180 <prvProcessReceivedCommands+0x154>
 800c066:	a201      	add	r2, pc, #4	; (adr r2, 800c06c <prvProcessReceivedCommands+0x40>)
 800c068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c06c:	0800c091 	.word	0x0800c091
 800c070:	0800c091 	.word	0x0800c091
 800c074:	0800c0f9 	.word	0x0800c0f9
 800c078:	0800c10d 	.word	0x0800c10d
 800c07c:	0800c157 	.word	0x0800c157
 800c080:	0800c091 	.word	0x0800c091
 800c084:	0800c091 	.word	0x0800c091
 800c088:	0800c0f9 	.word	0x0800c0f9
 800c08c:	0800c10d 	.word	0x0800c10d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c090:	69fb      	ldr	r3, [r7, #28]
 800c092:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c096:	f043 0301 	orr.w	r3, r3, #1
 800c09a:	b2da      	uxtb	r2, r3
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c0a2:	68fa      	ldr	r2, [r7, #12]
 800c0a4:	69fb      	ldr	r3, [r7, #28]
 800c0a6:	699b      	ldr	r3, [r3, #24]
 800c0a8:	18d1      	adds	r1, r2, r3
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	69ba      	ldr	r2, [r7, #24]
 800c0ae:	69f8      	ldr	r0, [r7, #28]
 800c0b0:	f7ff ff7a 	bl	800bfa8 <prvInsertTimerInActiveList>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d063      	beq.n	800c182 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0c0:	f003 0304 	and.w	r3, r3, #4
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d009      	beq.n	800c0dc <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	69fb      	ldr	r3, [r7, #28]
 800c0cc:	699b      	ldr	r3, [r3, #24]
 800c0ce:	4413      	add	r3, r2
 800c0d0:	69ba      	ldr	r2, [r7, #24]
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	69f8      	ldr	r0, [r7, #28]
 800c0d6:	f7ff fe71 	bl	800bdbc <prvReloadTimer>
 800c0da:	e008      	b.n	800c0ee <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0e2:	f023 0301 	bic.w	r3, r3, #1
 800c0e6:	b2da      	uxtb	r2, r3
 800c0e8:	69fb      	ldr	r3, [r7, #28]
 800c0ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0ee:	69fb      	ldr	r3, [r7, #28]
 800c0f0:	6a1b      	ldr	r3, [r3, #32]
 800c0f2:	69f8      	ldr	r0, [r7, #28]
 800c0f4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800c0f6:	e044      	b.n	800c182 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c0f8:	69fb      	ldr	r3, [r7, #28]
 800c0fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0fe:	f023 0301 	bic.w	r3, r3, #1
 800c102:	b2da      	uxtb	r2, r3
 800c104:	69fb      	ldr	r3, [r7, #28]
 800c106:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800c10a:	e03a      	b.n	800c182 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c112:	f043 0301 	orr.w	r3, r3, #1
 800c116:	b2da      	uxtb	r2, r3
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c11e:	68fa      	ldr	r2, [r7, #12]
 800c120:	69fb      	ldr	r3, [r7, #28]
 800c122:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d10a      	bne.n	800c142 <prvProcessReceivedCommands+0x116>
        __asm volatile
 800c12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c130:	f383 8811 	msr	BASEPRI, r3
 800c134:	f3bf 8f6f 	isb	sy
 800c138:	f3bf 8f4f 	dsb	sy
 800c13c:	617b      	str	r3, [r7, #20]
    }
 800c13e:	bf00      	nop
 800c140:	e7fe      	b.n	800c140 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c142:	69fb      	ldr	r3, [r7, #28]
 800c144:	699a      	ldr	r2, [r3, #24]
 800c146:	69bb      	ldr	r3, [r7, #24]
 800c148:	18d1      	adds	r1, r2, r3
 800c14a:	69bb      	ldr	r3, [r7, #24]
 800c14c:	69ba      	ldr	r2, [r7, #24]
 800c14e:	69f8      	ldr	r0, [r7, #28]
 800c150:	f7ff ff2a 	bl	800bfa8 <prvInsertTimerInActiveList>
                        break;
 800c154:	e015      	b.n	800c182 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c156:	69fb      	ldr	r3, [r7, #28]
 800c158:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c15c:	f003 0302 	and.w	r3, r3, #2
 800c160:	2b00      	cmp	r3, #0
 800c162:	d103      	bne.n	800c16c <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 800c164:	69f8      	ldr	r0, [r7, #28]
 800c166:	f000 fb8b 	bl	800c880 <vPortFree>
 800c16a:	e00a      	b.n	800c182 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c16c:	69fb      	ldr	r3, [r7, #28]
 800c16e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c172:	f023 0301 	bic.w	r3, r3, #1
 800c176:	b2da      	uxtb	r2, r3
 800c178:	69fb      	ldr	r3, [r7, #28]
 800c17a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800c17e:	e000      	b.n	800c182 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 800c180:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c182:	4b08      	ldr	r3, [pc, #32]	; (800c1a4 <prvProcessReceivedCommands+0x178>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f107 0108 	add.w	r1, r7, #8
 800c18a:	2200      	movs	r2, #0
 800c18c:	4618      	mov	r0, r3
 800c18e:	f7fd fd5b 	bl	8009c48 <xQueueReceive>
 800c192:	4603      	mov	r3, r0
 800c194:	2b00      	cmp	r3, #0
 800c196:	f47f af4d 	bne.w	800c034 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800c19a:	bf00      	nop
 800c19c:	bf00      	nop
 800c19e:	3720      	adds	r7, #32
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}
 800c1a4:	20000a6c 	.word	0x20000a6c

0800c1a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b082      	sub	sp, #8
 800c1ac:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1ae:	e009      	b.n	800c1c4 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1b0:	4b0e      	ldr	r3, [pc, #56]	; (800c1ec <prvSwitchTimerLists+0x44>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	68db      	ldr	r3, [r3, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800c1ba:	f04f 31ff 	mov.w	r1, #4294967295
 800c1be:	6838      	ldr	r0, [r7, #0]
 800c1c0:	f7ff fe1e 	bl	800be00 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1c4:	4b09      	ldr	r3, [pc, #36]	; (800c1ec <prvSwitchTimerLists+0x44>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1f0      	bne.n	800c1b0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800c1ce:	4b07      	ldr	r3, [pc, #28]	; (800c1ec <prvSwitchTimerLists+0x44>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800c1d4:	4b06      	ldr	r3, [pc, #24]	; (800c1f0 <prvSwitchTimerLists+0x48>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a04      	ldr	r2, [pc, #16]	; (800c1ec <prvSwitchTimerLists+0x44>)
 800c1da:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800c1dc:	4a04      	ldr	r2, [pc, #16]	; (800c1f0 <prvSwitchTimerLists+0x48>)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6013      	str	r3, [r2, #0]
    }
 800c1e2:	bf00      	nop
 800c1e4:	3708      	adds	r7, #8
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	bf00      	nop
 800c1ec:	20000a64 	.word	0x20000a64
 800c1f0:	20000a68 	.word	0x20000a68

0800c1f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800c1f8:	f000 f95e 	bl	800c4b8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800c1fc:	4b12      	ldr	r3, [pc, #72]	; (800c248 <prvCheckForValidListAndQueue+0x54>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d11d      	bne.n	800c240 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800c204:	4811      	ldr	r0, [pc, #68]	; (800c24c <prvCheckForValidListAndQueue+0x58>)
 800c206:	f7fd f977 	bl	80094f8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800c20a:	4811      	ldr	r0, [pc, #68]	; (800c250 <prvCheckForValidListAndQueue+0x5c>)
 800c20c:	f7fd f974 	bl	80094f8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800c210:	4b10      	ldr	r3, [pc, #64]	; (800c254 <prvCheckForValidListAndQueue+0x60>)
 800c212:	4a0e      	ldr	r2, [pc, #56]	; (800c24c <prvCheckForValidListAndQueue+0x58>)
 800c214:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800c216:	4b10      	ldr	r3, [pc, #64]	; (800c258 <prvCheckForValidListAndQueue+0x64>)
 800c218:	4a0d      	ldr	r2, [pc, #52]	; (800c250 <prvCheckForValidListAndQueue+0x5c>)
 800c21a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800c21c:	2200      	movs	r2, #0
 800c21e:	210c      	movs	r1, #12
 800c220:	200a      	movs	r0, #10
 800c222:	f7fd faad 	bl	8009780 <xQueueGenericCreate>
 800c226:	4603      	mov	r3, r0
 800c228:	4a07      	ldr	r2, [pc, #28]	; (800c248 <prvCheckForValidListAndQueue+0x54>)
 800c22a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800c22c:	4b06      	ldr	r3, [pc, #24]	; (800c248 <prvCheckForValidListAndQueue+0x54>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d005      	beq.n	800c240 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c234:	4b04      	ldr	r3, [pc, #16]	; (800c248 <prvCheckForValidListAndQueue+0x54>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	4908      	ldr	r1, [pc, #32]	; (800c25c <prvCheckForValidListAndQueue+0x68>)
 800c23a:	4618      	mov	r0, r3
 800c23c:	f7fd ff24 	bl	800a088 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800c240:	f000 f96a 	bl	800c518 <vPortExitCritical>
    }
 800c244:	bf00      	nop
 800c246:	bd80      	pop	{r7, pc}
 800c248:	20000a6c 	.word	0x20000a6c
 800c24c:	20000a3c 	.word	0x20000a3c
 800c250:	20000a50 	.word	0x20000a50
 800c254:	20000a64 	.word	0x20000a64
 800c258:	20000a68 	.word	0x20000a68
 800c25c:	080123c8 	.word	0x080123c8

0800c260 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	60f8      	str	r0, [r7, #12]
 800c268:	60b9      	str	r1, [r7, #8]
 800c26a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	3b04      	subs	r3, #4
 800c270:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c278:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	3b04      	subs	r3, #4
 800c27e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	f023 0201 	bic.w	r2, r3, #1
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	3b04      	subs	r3, #4
 800c28e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800c290:	4a0c      	ldr	r2, [pc, #48]	; (800c2c4 <pxPortInitialiseStack+0x64>)
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	3b14      	subs	r3, #20
 800c29a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800c29c:	687a      	ldr	r2, [r7, #4]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	3b04      	subs	r3, #4
 800c2a6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f06f 0202 	mvn.w	r2, #2
 800c2ae:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	3b20      	subs	r3, #32
 800c2b4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3714      	adds	r7, #20
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	4770      	bx	lr
 800c2c4:	0800c2c9 	.word	0x0800c2c9

0800c2c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b085      	sub	sp, #20
 800c2cc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800c2d2:	4b12      	ldr	r3, [pc, #72]	; (800c31c <prvTaskExitError+0x54>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2da:	d00a      	beq.n	800c2f2 <prvTaskExitError+0x2a>
        __asm volatile
 800c2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e0:	f383 8811 	msr	BASEPRI, r3
 800c2e4:	f3bf 8f6f 	isb	sy
 800c2e8:	f3bf 8f4f 	dsb	sy
 800c2ec:	60fb      	str	r3, [r7, #12]
    }
 800c2ee:	bf00      	nop
 800c2f0:	e7fe      	b.n	800c2f0 <prvTaskExitError+0x28>
        __asm volatile
 800c2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	60bb      	str	r3, [r7, #8]
    }
 800c304:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800c306:	bf00      	nop
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d0fc      	beq.n	800c308 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800c30e:	bf00      	nop
 800c310:	bf00      	nop
 800c312:	3714      	adds	r7, #20
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	20000018 	.word	0x20000018

0800c320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800c320:	4b07      	ldr	r3, [pc, #28]	; (800c340 <pxCurrentTCBConst2>)
 800c322:	6819      	ldr	r1, [r3, #0]
 800c324:	6808      	ldr	r0, [r1, #0]
 800c326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c32a:	f380 8809 	msr	PSP, r0
 800c32e:	f3bf 8f6f 	isb	sy
 800c332:	f04f 0000 	mov.w	r0, #0
 800c336:	f380 8811 	msr	BASEPRI, r0
 800c33a:	4770      	bx	lr
 800c33c:	f3af 8000 	nop.w

0800c340 <pxCurrentTCBConst2>:
 800c340:	20000938 	.word	0x20000938
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800c344:	bf00      	nop
 800c346:	bf00      	nop

0800c348 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800c348:	4808      	ldr	r0, [pc, #32]	; (800c36c <prvPortStartFirstTask+0x24>)
 800c34a:	6800      	ldr	r0, [r0, #0]
 800c34c:	6800      	ldr	r0, [r0, #0]
 800c34e:	f380 8808 	msr	MSP, r0
 800c352:	f04f 0000 	mov.w	r0, #0
 800c356:	f380 8814 	msr	CONTROL, r0
 800c35a:	b662      	cpsie	i
 800c35c:	b661      	cpsie	f
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	f3bf 8f6f 	isb	sy
 800c366:	df00      	svc	0
 800c368:	bf00      	nop
 800c36a:	0000      	.short	0x0000
 800c36c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800c370:	bf00      	nop
 800c372:	bf00      	nop

0800c374 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b086      	sub	sp, #24
 800c378:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c37a:	4b46      	ldr	r3, [pc, #280]	; (800c494 <xPortStartScheduler+0x120>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	4a46      	ldr	r2, [pc, #280]	; (800c498 <xPortStartScheduler+0x124>)
 800c380:	4293      	cmp	r3, r2
 800c382:	d10a      	bne.n	800c39a <xPortStartScheduler+0x26>
        __asm volatile
 800c384:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c388:	f383 8811 	msr	BASEPRI, r3
 800c38c:	f3bf 8f6f 	isb	sy
 800c390:	f3bf 8f4f 	dsb	sy
 800c394:	613b      	str	r3, [r7, #16]
    }
 800c396:	bf00      	nop
 800c398:	e7fe      	b.n	800c398 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c39a:	4b3e      	ldr	r3, [pc, #248]	; (800c494 <xPortStartScheduler+0x120>)
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	4a3f      	ldr	r2, [pc, #252]	; (800c49c <xPortStartScheduler+0x128>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d10a      	bne.n	800c3ba <xPortStartScheduler+0x46>
        __asm volatile
 800c3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a8:	f383 8811 	msr	BASEPRI, r3
 800c3ac:	f3bf 8f6f 	isb	sy
 800c3b0:	f3bf 8f4f 	dsb	sy
 800c3b4:	60fb      	str	r3, [r7, #12]
    }
 800c3b6:	bf00      	nop
 800c3b8:	e7fe      	b.n	800c3b8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c3ba:	4b39      	ldr	r3, [pc, #228]	; (800c4a0 <xPortStartScheduler+0x12c>)
 800c3bc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	781b      	ldrb	r3, [r3, #0]
 800c3c2:	b2db      	uxtb	r3, r3
 800c3c4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	22ff      	movs	r2, #255	; 0xff
 800c3ca:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	781b      	ldrb	r3, [r3, #0]
 800c3d0:	b2db      	uxtb	r3, r3
 800c3d2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c3d4:	78fb      	ldrb	r3, [r7, #3]
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c3dc:	b2da      	uxtb	r2, r3
 800c3de:	4b31      	ldr	r3, [pc, #196]	; (800c4a4 <xPortStartScheduler+0x130>)
 800c3e0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c3e2:	4b31      	ldr	r3, [pc, #196]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c3e4:	2207      	movs	r2, #7
 800c3e6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3e8:	e009      	b.n	800c3fe <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800c3ea:	4b2f      	ldr	r3, [pc, #188]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	3b01      	subs	r3, #1
 800c3f0:	4a2d      	ldr	r2, [pc, #180]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c3f2:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c3f4:	78fb      	ldrb	r3, [r7, #3]
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	005b      	lsls	r3, r3, #1
 800c3fa:	b2db      	uxtb	r3, r3
 800c3fc:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3fe:	78fb      	ldrb	r3, [r7, #3]
 800c400:	b2db      	uxtb	r3, r3
 800c402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c406:	2b80      	cmp	r3, #128	; 0x80
 800c408:	d0ef      	beq.n	800c3ea <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c40a:	4b27      	ldr	r3, [pc, #156]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f1c3 0307 	rsb	r3, r3, #7
 800c412:	2b04      	cmp	r3, #4
 800c414:	d00a      	beq.n	800c42c <xPortStartScheduler+0xb8>
        __asm volatile
 800c416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c41a:	f383 8811 	msr	BASEPRI, r3
 800c41e:	f3bf 8f6f 	isb	sy
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	60bb      	str	r3, [r7, #8]
    }
 800c428:	bf00      	nop
 800c42a:	e7fe      	b.n	800c42a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c42c:	4b1e      	ldr	r3, [pc, #120]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	021b      	lsls	r3, r3, #8
 800c432:	4a1d      	ldr	r2, [pc, #116]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c434:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c436:	4b1c      	ldr	r3, [pc, #112]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c43e:	4a1a      	ldr	r2, [pc, #104]	; (800c4a8 <xPortStartScheduler+0x134>)
 800c440:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	b2da      	uxtb	r2, r3
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800c44a:	4b18      	ldr	r3, [pc, #96]	; (800c4ac <xPortStartScheduler+0x138>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	4a17      	ldr	r2, [pc, #92]	; (800c4ac <xPortStartScheduler+0x138>)
 800c450:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c454:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800c456:	4b15      	ldr	r3, [pc, #84]	; (800c4ac <xPortStartScheduler+0x138>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	4a14      	ldr	r2, [pc, #80]	; (800c4ac <xPortStartScheduler+0x138>)
 800c45c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c460:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800c462:	f000 f8e3 	bl	800c62c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800c466:	4b12      	ldr	r3, [pc, #72]	; (800c4b0 <xPortStartScheduler+0x13c>)
 800c468:	2200      	movs	r2, #0
 800c46a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800c46c:	f000 f902 	bl	800c674 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c470:	4b10      	ldr	r3, [pc, #64]	; (800c4b4 <xPortStartScheduler+0x140>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	4a0f      	ldr	r2, [pc, #60]	; (800c4b4 <xPortStartScheduler+0x140>)
 800c476:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c47a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800c47c:	f7ff ff64 	bl	800c348 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800c480:	f7fe fc64 	bl	800ad4c <vTaskSwitchContext>
    prvTaskExitError();
 800c484:	f7ff ff20 	bl	800c2c8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800c488:	2300      	movs	r3, #0
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3718      	adds	r7, #24
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
 800c492:	bf00      	nop
 800c494:	e000ed00 	.word	0xe000ed00
 800c498:	410fc271 	.word	0x410fc271
 800c49c:	410fc270 	.word	0x410fc270
 800c4a0:	e000e400 	.word	0xe000e400
 800c4a4:	20000a78 	.word	0x20000a78
 800c4a8:	20000a7c 	.word	0x20000a7c
 800c4ac:	e000ed20 	.word	0xe000ed20
 800c4b0:	20000018 	.word	0x20000018
 800c4b4:	e000ef34 	.word	0xe000ef34

0800c4b8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b083      	sub	sp, #12
 800c4bc:	af00      	add	r7, sp, #0
        __asm volatile
 800c4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	607b      	str	r3, [r7, #4]
    }
 800c4d0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800c4d2:	4b0f      	ldr	r3, [pc, #60]	; (800c510 <vPortEnterCritical+0x58>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	4a0d      	ldr	r2, [pc, #52]	; (800c510 <vPortEnterCritical+0x58>)
 800c4da:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800c4dc:	4b0c      	ldr	r3, [pc, #48]	; (800c510 <vPortEnterCritical+0x58>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	d10f      	bne.n	800c504 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4e4:	4b0b      	ldr	r3, [pc, #44]	; (800c514 <vPortEnterCritical+0x5c>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	b2db      	uxtb	r3, r3
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d00a      	beq.n	800c504 <vPortEnterCritical+0x4c>
        __asm volatile
 800c4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f2:	f383 8811 	msr	BASEPRI, r3
 800c4f6:	f3bf 8f6f 	isb	sy
 800c4fa:	f3bf 8f4f 	dsb	sy
 800c4fe:	603b      	str	r3, [r7, #0]
    }
 800c500:	bf00      	nop
 800c502:	e7fe      	b.n	800c502 <vPortEnterCritical+0x4a>
    }
}
 800c504:	bf00      	nop
 800c506:	370c      	adds	r7, #12
 800c508:	46bd      	mov	sp, r7
 800c50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50e:	4770      	bx	lr
 800c510:	20000018 	.word	0x20000018
 800c514:	e000ed04 	.word	0xe000ed04

0800c518 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c518:	b480      	push	{r7}
 800c51a:	b083      	sub	sp, #12
 800c51c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800c51e:	4b12      	ldr	r3, [pc, #72]	; (800c568 <vPortExitCritical+0x50>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d10a      	bne.n	800c53c <vPortExitCritical+0x24>
        __asm volatile
 800c526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c52a:	f383 8811 	msr	BASEPRI, r3
 800c52e:	f3bf 8f6f 	isb	sy
 800c532:	f3bf 8f4f 	dsb	sy
 800c536:	607b      	str	r3, [r7, #4]
    }
 800c538:	bf00      	nop
 800c53a:	e7fe      	b.n	800c53a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800c53c:	4b0a      	ldr	r3, [pc, #40]	; (800c568 <vPortExitCritical+0x50>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	3b01      	subs	r3, #1
 800c542:	4a09      	ldr	r2, [pc, #36]	; (800c568 <vPortExitCritical+0x50>)
 800c544:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800c546:	4b08      	ldr	r3, [pc, #32]	; (800c568 <vPortExitCritical+0x50>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d105      	bne.n	800c55a <vPortExitCritical+0x42>
 800c54e:	2300      	movs	r3, #0
 800c550:	603b      	str	r3, [r7, #0]
        __asm volatile
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	f383 8811 	msr	BASEPRI, r3
    }
 800c558:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800c55a:	bf00      	nop
 800c55c:	370c      	adds	r7, #12
 800c55e:	46bd      	mov	sp, r7
 800c560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c564:	4770      	bx	lr
 800c566:	bf00      	nop
 800c568:	20000018 	.word	0x20000018
 800c56c:	00000000 	.word	0x00000000

0800c570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800c570:	f3ef 8009 	mrs	r0, PSP
 800c574:	f3bf 8f6f 	isb	sy
 800c578:	4b15      	ldr	r3, [pc, #84]	; (800c5d0 <pxCurrentTCBConst>)
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	f01e 0f10 	tst.w	lr, #16
 800c580:	bf08      	it	eq
 800c582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58a:	6010      	str	r0, [r2, #0]
 800c58c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c590:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c594:	f380 8811 	msr	BASEPRI, r0
 800c598:	f3bf 8f4f 	dsb	sy
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f7fe fbd4 	bl	800ad4c <vTaskSwitchContext>
 800c5a4:	f04f 0000 	mov.w	r0, #0
 800c5a8:	f380 8811 	msr	BASEPRI, r0
 800c5ac:	bc09      	pop	{r0, r3}
 800c5ae:	6819      	ldr	r1, [r3, #0]
 800c5b0:	6808      	ldr	r0, [r1, #0]
 800c5b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b6:	f01e 0f10 	tst.w	lr, #16
 800c5ba:	bf08      	it	eq
 800c5bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c5c0:	f380 8809 	msr	PSP, r0
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	4770      	bx	lr
 800c5ca:	bf00      	nop
 800c5cc:	f3af 8000 	nop.w

0800c5d0 <pxCurrentTCBConst>:
 800c5d0:	20000938 	.word	0x20000938
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop

0800c5d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
        __asm volatile
 800c5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5e2:	f383 8811 	msr	BASEPRI, r3
 800c5e6:	f3bf 8f6f 	isb	sy
 800c5ea:	f3bf 8f4f 	dsb	sy
 800c5ee:	607b      	str	r3, [r7, #4]
    }
 800c5f0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 800c5f2:	f001 fc2d 	bl	800de50 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800c5f6:	f7fe fa8f 	bl	800ab18 <xTaskIncrementTick>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d006      	beq.n	800c60e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800c600:	f001 fc84 	bl	800df0c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c604:	4b08      	ldr	r3, [pc, #32]	; (800c628 <SysTick_Handler+0x50>)
 800c606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c60a:	601a      	str	r2, [r3, #0]
 800c60c:	e001      	b.n	800c612 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800c60e:	f001 fc61 	bl	800ded4 <SEGGER_SYSVIEW_RecordExitISR>
 800c612:	2300      	movs	r3, #0
 800c614:	603b      	str	r3, [r7, #0]
        __asm volatile
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	f383 8811 	msr	BASEPRI, r3
    }
 800c61c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800c61e:	bf00      	nop
 800c620:	3708      	adds	r7, #8
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
 800c626:	bf00      	nop
 800c628:	e000ed04 	.word	0xe000ed04

0800c62c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800c62c:	b480      	push	{r7}
 800c62e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c630:	4b0b      	ldr	r3, [pc, #44]	; (800c660 <vPortSetupTimerInterrupt+0x34>)
 800c632:	2200      	movs	r2, #0
 800c634:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c636:	4b0b      	ldr	r3, [pc, #44]	; (800c664 <vPortSetupTimerInterrupt+0x38>)
 800c638:	2200      	movs	r2, #0
 800c63a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c63c:	4b0a      	ldr	r3, [pc, #40]	; (800c668 <vPortSetupTimerInterrupt+0x3c>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	4a0a      	ldr	r2, [pc, #40]	; (800c66c <vPortSetupTimerInterrupt+0x40>)
 800c642:	fba2 2303 	umull	r2, r3, r2, r3
 800c646:	099b      	lsrs	r3, r3, #6
 800c648:	4a09      	ldr	r2, [pc, #36]	; (800c670 <vPortSetupTimerInterrupt+0x44>)
 800c64a:	3b01      	subs	r3, #1
 800c64c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c64e:	4b04      	ldr	r3, [pc, #16]	; (800c660 <vPortSetupTimerInterrupt+0x34>)
 800c650:	2207      	movs	r2, #7
 800c652:	601a      	str	r2, [r3, #0]
}
 800c654:	bf00      	nop
 800c656:	46bd      	mov	sp, r7
 800c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65c:	4770      	bx	lr
 800c65e:	bf00      	nop
 800c660:	e000e010 	.word	0xe000e010
 800c664:	e000e018 	.word	0xe000e018
 800c668:	20000008 	.word	0x20000008
 800c66c:	10624dd3 	.word	0x10624dd3
 800c670:	e000e014 	.word	0xe000e014

0800c674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800c674:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c684 <vPortEnableVFP+0x10>
 800c678:	6801      	ldr	r1, [r0, #0]
 800c67a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c67e:	6001      	str	r1, [r0, #0]
 800c680:	4770      	bx	lr
 800c682:	0000      	.short	0x0000
 800c684:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800c688:	bf00      	nop
 800c68a:	bf00      	nop

0800c68c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800c68c:	b480      	push	{r7}
 800c68e:	b085      	sub	sp, #20
 800c690:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800c692:	f3ef 8305 	mrs	r3, IPSR
 800c696:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	2b0f      	cmp	r3, #15
 800c69c:	d914      	bls.n	800c6c8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c69e:	4a17      	ldr	r2, [pc, #92]	; (800c6fc <vPortValidateInterruptPriority+0x70>)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	4413      	add	r3, r2
 800c6a4:	781b      	ldrb	r3, [r3, #0]
 800c6a6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c6a8:	4b15      	ldr	r3, [pc, #84]	; (800c700 <vPortValidateInterruptPriority+0x74>)
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	7afa      	ldrb	r2, [r7, #11]
 800c6ae:	429a      	cmp	r2, r3
 800c6b0:	d20a      	bcs.n	800c6c8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 800c6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6b6:	f383 8811 	msr	BASEPRI, r3
 800c6ba:	f3bf 8f6f 	isb	sy
 800c6be:	f3bf 8f4f 	dsb	sy
 800c6c2:	607b      	str	r3, [r7, #4]
    }
 800c6c4:	bf00      	nop
 800c6c6:	e7fe      	b.n	800c6c6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c6c8:	4b0e      	ldr	r3, [pc, #56]	; (800c704 <vPortValidateInterruptPriority+0x78>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c6d0:	4b0d      	ldr	r3, [pc, #52]	; (800c708 <vPortValidateInterruptPriority+0x7c>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	429a      	cmp	r2, r3
 800c6d6:	d90a      	bls.n	800c6ee <vPortValidateInterruptPriority+0x62>
        __asm volatile
 800c6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6dc:	f383 8811 	msr	BASEPRI, r3
 800c6e0:	f3bf 8f6f 	isb	sy
 800c6e4:	f3bf 8f4f 	dsb	sy
 800c6e8:	603b      	str	r3, [r7, #0]
    }
 800c6ea:	bf00      	nop
 800c6ec:	e7fe      	b.n	800c6ec <vPortValidateInterruptPriority+0x60>
    }
 800c6ee:	bf00      	nop
 800c6f0:	3714      	adds	r7, #20
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f8:	4770      	bx	lr
 800c6fa:	bf00      	nop
 800c6fc:	e000e3f0 	.word	0xe000e3f0
 800c700:	20000a78 	.word	0x20000a78
 800c704:	e000ed0c 	.word	0xe000ed0c
 800c708:	20000a7c 	.word	0x20000a7c

0800c70c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b08a      	sub	sp, #40	; 0x28
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800c714:	2300      	movs	r3, #0
 800c716:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800c718:	f7fe f8d4 	bl	800a8c4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800c71c:	4b53      	ldr	r3, [pc, #332]	; (800c86c <pvPortMalloc+0x160>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d101      	bne.n	800c728 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800c724:	f000 f908 	bl	800c938 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d012      	beq.n	800c754 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800c72e:	2208      	movs	r2, #8
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f003 0307 	and.w	r3, r3, #7
 800c736:	1ad3      	subs	r3, r2, r3
 800c738:	3308      	adds	r3, #8
 800c73a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	43db      	mvns	r3, r3
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	429a      	cmp	r2, r3
 800c744:	d804      	bhi.n	800c750 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800c746:	687a      	ldr	r2, [r7, #4]
 800c748:	69bb      	ldr	r3, [r7, #24]
 800c74a:	4413      	add	r3, r2
 800c74c:	607b      	str	r3, [r7, #4]
 800c74e:	e001      	b.n	800c754 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 800c750:	2300      	movs	r3, #0
 800c752:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2b00      	cmp	r3, #0
 800c758:	db70      	blt.n	800c83c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d06d      	beq.n	800c83c <pvPortMalloc+0x130>
 800c760:	4b43      	ldr	r3, [pc, #268]	; (800c870 <pvPortMalloc+0x164>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	429a      	cmp	r2, r3
 800c768:	d868      	bhi.n	800c83c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800c76a:	4b42      	ldr	r3, [pc, #264]	; (800c874 <pvPortMalloc+0x168>)
 800c76c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800c76e:	4b41      	ldr	r3, [pc, #260]	; (800c874 <pvPortMalloc+0x168>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c774:	e004      	b.n	800c780 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800c776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c778:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800c77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	429a      	cmp	r2, r3
 800c788:	d903      	bls.n	800c792 <pvPortMalloc+0x86>
 800c78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d1f1      	bne.n	800c776 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800c792:	4b36      	ldr	r3, [pc, #216]	; (800c86c <pvPortMalloc+0x160>)
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c798:	429a      	cmp	r2, r3
 800c79a:	d04f      	beq.n	800c83c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c79c:	6a3b      	ldr	r3, [r7, #32]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	2208      	movs	r2, #8
 800c7a2:	4413      	add	r3, r2
 800c7a4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c7a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7a8:	681a      	ldr	r2, [r3, #0]
 800c7aa:	6a3b      	ldr	r3, [r7, #32]
 800c7ac:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c7ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7b0:	685a      	ldr	r2, [r3, #4]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	1ad2      	subs	r2, r2, r3
 800c7b6:	2308      	movs	r3, #8
 800c7b8:	005b      	lsls	r3, r3, #1
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d91f      	bls.n	800c7fe <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c7be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	f003 0307 	and.w	r3, r3, #7
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d00a      	beq.n	800c7e6 <pvPortMalloc+0xda>
        __asm volatile
 800c7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7d4:	f383 8811 	msr	BASEPRI, r3
 800c7d8:	f3bf 8f6f 	isb	sy
 800c7dc:	f3bf 8f4f 	dsb	sy
 800c7e0:	613b      	str	r3, [r7, #16]
    }
 800c7e2:	bf00      	nop
 800c7e4:	e7fe      	b.n	800c7e4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e8:	685a      	ldr	r2, [r3, #4]
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	1ad2      	subs	r2, r2, r3
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800c7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7f4:	687a      	ldr	r2, [r7, #4]
 800c7f6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c7f8:	6978      	ldr	r0, [r7, #20]
 800c7fa:	f000 f8f9 	bl	800c9f0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c7fe:	4b1c      	ldr	r3, [pc, #112]	; (800c870 <pvPortMalloc+0x164>)
 800c800:	681a      	ldr	r2, [r3, #0]
 800c802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c804:	685b      	ldr	r3, [r3, #4]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	4a19      	ldr	r2, [pc, #100]	; (800c870 <pvPortMalloc+0x164>)
 800c80a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c80c:	4b18      	ldr	r3, [pc, #96]	; (800c870 <pvPortMalloc+0x164>)
 800c80e:	681a      	ldr	r2, [r3, #0]
 800c810:	4b19      	ldr	r3, [pc, #100]	; (800c878 <pvPortMalloc+0x16c>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	429a      	cmp	r2, r3
 800c816:	d203      	bcs.n	800c820 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c818:	4b15      	ldr	r3, [pc, #84]	; (800c870 <pvPortMalloc+0x164>)
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	4a16      	ldr	r2, [pc, #88]	; (800c878 <pvPortMalloc+0x16c>)
 800c81e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800c820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800c828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c82a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800c82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c82e:	2200      	movs	r2, #0
 800c830:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800c832:	4b12      	ldr	r3, [pc, #72]	; (800c87c <pvPortMalloc+0x170>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	3301      	adds	r3, #1
 800c838:	4a10      	ldr	r2, [pc, #64]	; (800c87c <pvPortMalloc+0x170>)
 800c83a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800c83c:	f7fe f850 	bl	800a8e0 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c840:	69fb      	ldr	r3, [r7, #28]
 800c842:	f003 0307 	and.w	r3, r3, #7
 800c846:	2b00      	cmp	r3, #0
 800c848:	d00a      	beq.n	800c860 <pvPortMalloc+0x154>
        __asm volatile
 800c84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c84e:	f383 8811 	msr	BASEPRI, r3
 800c852:	f3bf 8f6f 	isb	sy
 800c856:	f3bf 8f4f 	dsb	sy
 800c85a:	60fb      	str	r3, [r7, #12]
    }
 800c85c:	bf00      	nop
 800c85e:	e7fe      	b.n	800c85e <pvPortMalloc+0x152>
    return pvReturn;
 800c860:	69fb      	ldr	r3, [r7, #28]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3728      	adds	r7, #40	; 0x28
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	20019a88 	.word	0x20019a88
 800c870:	20019a8c 	.word	0x20019a8c
 800c874:	20019a80 	.word	0x20019a80
 800c878:	20019a90 	.word	0x20019a90
 800c87c:	20019a94 	.word	0x20019a94

0800c880 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b086      	sub	sp, #24
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d049      	beq.n	800c926 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800c892:	2308      	movs	r3, #8
 800c894:	425b      	negs	r3, r3
 800c896:	697a      	ldr	r2, [r7, #20]
 800c898:	4413      	add	r3, r2
 800c89a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	db0a      	blt.n	800c8be <vPortFree+0x3e>
        __asm volatile
 800c8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ac:	f383 8811 	msr	BASEPRI, r3
 800c8b0:	f3bf 8f6f 	isb	sy
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	60fb      	str	r3, [r7, #12]
    }
 800c8ba:	bf00      	nop
 800c8bc:	e7fe      	b.n	800c8bc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00a      	beq.n	800c8dc <vPortFree+0x5c>
        __asm volatile
 800c8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ca:	f383 8811 	msr	BASEPRI, r3
 800c8ce:	f3bf 8f6f 	isb	sy
 800c8d2:	f3bf 8f4f 	dsb	sy
 800c8d6:	60bb      	str	r3, [r7, #8]
    }
 800c8d8:	bf00      	nop
 800c8da:	e7fe      	b.n	800c8da <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	0fdb      	lsrs	r3, r3, #31
 800c8e2:	f003 0301 	and.w	r3, r3, #1
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d01c      	beq.n	800c926 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d118      	bne.n	800c926 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	685b      	ldr	r3, [r3, #4]
 800c8f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 800c900:	f7fd ffe0 	bl	800a8c4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	685a      	ldr	r2, [r3, #4]
 800c908:	4b09      	ldr	r3, [pc, #36]	; (800c930 <vPortFree+0xb0>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4413      	add	r3, r2
 800c90e:	4a08      	ldr	r2, [pc, #32]	; (800c930 <vPortFree+0xb0>)
 800c910:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c912:	6938      	ldr	r0, [r7, #16]
 800c914:	f000 f86c 	bl	800c9f0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800c918:	4b06      	ldr	r3, [pc, #24]	; (800c934 <vPortFree+0xb4>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	3301      	adds	r3, #1
 800c91e:	4a05      	ldr	r2, [pc, #20]	; (800c934 <vPortFree+0xb4>)
 800c920:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800c922:	f7fd ffdd 	bl	800a8e0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800c926:	bf00      	nop
 800c928:	3718      	adds	r7, #24
 800c92a:	46bd      	mov	sp, r7
 800c92c:	bd80      	pop	{r7, pc}
 800c92e:	bf00      	nop
 800c930:	20019a8c 	.word	0x20019a8c
 800c934:	20019a98 	.word	0x20019a98

0800c938 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800c938:	b480      	push	{r7}
 800c93a:	b085      	sub	sp, #20
 800c93c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c93e:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800c942:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800c944:	4b25      	ldr	r3, [pc, #148]	; (800c9dc <prvHeapInit+0xa4>)
 800c946:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	f003 0307 	and.w	r3, r3, #7
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d00c      	beq.n	800c96c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	3307      	adds	r3, #7
 800c956:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f023 0307 	bic.w	r3, r3, #7
 800c95e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800c960:	68ba      	ldr	r2, [r7, #8]
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	1ad3      	subs	r3, r2, r3
 800c966:	4a1d      	ldr	r2, [pc, #116]	; (800c9dc <prvHeapInit+0xa4>)
 800c968:	4413      	add	r3, r2
 800c96a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c970:	4a1b      	ldr	r2, [pc, #108]	; (800c9e0 <prvHeapInit+0xa8>)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800c976:	4b1a      	ldr	r3, [pc, #104]	; (800c9e0 <prvHeapInit+0xa8>)
 800c978:	2200      	movs	r2, #0
 800c97a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	68ba      	ldr	r2, [r7, #8]
 800c980:	4413      	add	r3, r2
 800c982:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800c984:	2208      	movs	r2, #8
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	1a9b      	subs	r3, r3, r2
 800c98a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f023 0307 	bic.w	r3, r3, #7
 800c992:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	4a13      	ldr	r2, [pc, #76]	; (800c9e4 <prvHeapInit+0xac>)
 800c998:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800c99a:	4b12      	ldr	r3, [pc, #72]	; (800c9e4 <prvHeapInit+0xac>)
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800c9a2:	4b10      	ldr	r3, [pc, #64]	; (800c9e4 <prvHeapInit+0xac>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	68fa      	ldr	r2, [r7, #12]
 800c9b2:	1ad2      	subs	r2, r2, r3
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c9b8:	4b0a      	ldr	r3, [pc, #40]	; (800c9e4 <prvHeapInit+0xac>)
 800c9ba:	681a      	ldr	r2, [r3, #0]
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	4a08      	ldr	r2, [pc, #32]	; (800c9e8 <prvHeapInit+0xb0>)
 800c9c6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	4a07      	ldr	r2, [pc, #28]	; (800c9ec <prvHeapInit+0xb4>)
 800c9ce:	6013      	str	r3, [r2, #0]
}
 800c9d0:	bf00      	nop
 800c9d2:	3714      	adds	r7, #20
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9da:	4770      	bx	lr
 800c9dc:	20000a80 	.word	0x20000a80
 800c9e0:	20019a80 	.word	0x20019a80
 800c9e4:	20019a88 	.word	0x20019a88
 800c9e8:	20019a90 	.word	0x20019a90
 800c9ec:	20019a8c 	.word	0x20019a8c

0800c9f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b085      	sub	sp, #20
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c9f8:	4b28      	ldr	r3, [pc, #160]	; (800ca9c <prvInsertBlockIntoFreeList+0xac>)
 800c9fa:	60fb      	str	r3, [r7, #12]
 800c9fc:	e002      	b.n	800ca04 <prvInsertBlockIntoFreeList+0x14>
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	60fb      	str	r3, [r7, #12]
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d8f7      	bhi.n	800c9fe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	685b      	ldr	r3, [r3, #4]
 800ca16:	68ba      	ldr	r2, [r7, #8]
 800ca18:	4413      	add	r3, r2
 800ca1a:	687a      	ldr	r2, [r7, #4]
 800ca1c:	429a      	cmp	r2, r3
 800ca1e:	d108      	bne.n	800ca32 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	685a      	ldr	r2, [r3, #4]
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	685b      	ldr	r3, [r3, #4]
 800ca28:	441a      	add	r2, r3
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	685b      	ldr	r3, [r3, #4]
 800ca3a:	68ba      	ldr	r2, [r7, #8]
 800ca3c:	441a      	add	r2, r3
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d118      	bne.n	800ca78 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681a      	ldr	r2, [r3, #0]
 800ca4a:	4b15      	ldr	r3, [pc, #84]	; (800caa0 <prvInsertBlockIntoFreeList+0xb0>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d00d      	beq.n	800ca6e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	685a      	ldr	r2, [r3, #4]
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	685b      	ldr	r3, [r3, #4]
 800ca5c:	441a      	add	r2, r3
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	601a      	str	r2, [r3, #0]
 800ca6c:	e008      	b.n	800ca80 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ca6e:	4b0c      	ldr	r3, [pc, #48]	; (800caa0 <prvInsertBlockIntoFreeList+0xb0>)
 800ca70:	681a      	ldr	r2, [r3, #0]
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	601a      	str	r2, [r3, #0]
 800ca76:	e003      	b.n	800ca80 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681a      	ldr	r2, [r3, #0]
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800ca80:	68fa      	ldr	r2, [r7, #12]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	429a      	cmp	r2, r3
 800ca86:	d002      	beq.n	800ca8e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	687a      	ldr	r2, [r7, #4]
 800ca8c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800ca8e:	bf00      	nop
 800ca90:	3714      	adds	r7, #20
 800ca92:	46bd      	mov	sp, r7
 800ca94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	20019a80 	.word	0x20019a80
 800caa0:	20019a88 	.word	0x20019a88

0800caa4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b086      	sub	sp, #24
 800caa8:	af02      	add	r7, sp, #8
 800caaa:	60f8      	str	r0, [r7, #12]
 800caac:	60b9      	str	r1, [r7, #8]
 800caae:	607a      	str	r2, [r7, #4]
 800cab0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800cab2:	2205      	movs	r2, #5
 800cab4:	492b      	ldr	r1, [pc, #172]	; (800cb64 <SYSVIEW_AddTask+0xc0>)
 800cab6:	68b8      	ldr	r0, [r7, #8]
 800cab8:	f002 fb0f 	bl	800f0da <memcmp>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d04b      	beq.n	800cb5a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800cac2:	4b29      	ldr	r3, [pc, #164]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	2b07      	cmp	r3, #7
 800cac8:	d903      	bls.n	800cad2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800caca:	4828      	ldr	r0, [pc, #160]	; (800cb6c <SYSVIEW_AddTask+0xc8>)
 800cacc:	f001 fc68 	bl	800e3a0 <SEGGER_SYSVIEW_Warn>
    return;
 800cad0:	e044      	b.n	800cb5c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800cad2:	4b25      	ldr	r3, [pc, #148]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cad4:	681a      	ldr	r2, [r3, #0]
 800cad6:	4926      	ldr	r1, [pc, #152]	; (800cb70 <SYSVIEW_AddTask+0xcc>)
 800cad8:	4613      	mov	r3, r2
 800cada:	009b      	lsls	r3, r3, #2
 800cadc:	4413      	add	r3, r2
 800cade:	009b      	lsls	r3, r3, #2
 800cae0:	440b      	add	r3, r1
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800cae6:	4b20      	ldr	r3, [pc, #128]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	4921      	ldr	r1, [pc, #132]	; (800cb70 <SYSVIEW_AddTask+0xcc>)
 800caec:	4613      	mov	r3, r2
 800caee:	009b      	lsls	r3, r3, #2
 800caf0:	4413      	add	r3, r2
 800caf2:	009b      	lsls	r3, r3, #2
 800caf4:	440b      	add	r3, r1
 800caf6:	3304      	adds	r3, #4
 800caf8:	68ba      	ldr	r2, [r7, #8]
 800cafa:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800cafc:	4b1a      	ldr	r3, [pc, #104]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cafe:	681a      	ldr	r2, [r3, #0]
 800cb00:	491b      	ldr	r1, [pc, #108]	; (800cb70 <SYSVIEW_AddTask+0xcc>)
 800cb02:	4613      	mov	r3, r2
 800cb04:	009b      	lsls	r3, r3, #2
 800cb06:	4413      	add	r3, r2
 800cb08:	009b      	lsls	r3, r3, #2
 800cb0a:	440b      	add	r3, r1
 800cb0c:	3308      	adds	r3, #8
 800cb0e:	687a      	ldr	r2, [r7, #4]
 800cb10:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800cb12:	4b15      	ldr	r3, [pc, #84]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cb14:	681a      	ldr	r2, [r3, #0]
 800cb16:	4916      	ldr	r1, [pc, #88]	; (800cb70 <SYSVIEW_AddTask+0xcc>)
 800cb18:	4613      	mov	r3, r2
 800cb1a:	009b      	lsls	r3, r3, #2
 800cb1c:	4413      	add	r3, r2
 800cb1e:	009b      	lsls	r3, r3, #2
 800cb20:	440b      	add	r3, r1
 800cb22:	330c      	adds	r3, #12
 800cb24:	683a      	ldr	r2, [r7, #0]
 800cb26:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800cb28:	4b0f      	ldr	r3, [pc, #60]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cb2a:	681a      	ldr	r2, [r3, #0]
 800cb2c:	4910      	ldr	r1, [pc, #64]	; (800cb70 <SYSVIEW_AddTask+0xcc>)
 800cb2e:	4613      	mov	r3, r2
 800cb30:	009b      	lsls	r3, r3, #2
 800cb32:	4413      	add	r3, r2
 800cb34:	009b      	lsls	r3, r3, #2
 800cb36:	440b      	add	r3, r1
 800cb38:	3310      	adds	r3, #16
 800cb3a:	69ba      	ldr	r2, [r7, #24]
 800cb3c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800cb3e:	4b0a      	ldr	r3, [pc, #40]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	3301      	adds	r3, #1
 800cb44:	4a08      	ldr	r2, [pc, #32]	; (800cb68 <SYSVIEW_AddTask+0xc4>)
 800cb46:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800cb48:	69bb      	ldr	r3, [r7, #24]
 800cb4a:	9300      	str	r3, [sp, #0]
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	687a      	ldr	r2, [r7, #4]
 800cb50:	68b9      	ldr	r1, [r7, #8]
 800cb52:	68f8      	ldr	r0, [r7, #12]
 800cb54:	f000 f80e 	bl	800cb74 <SYSVIEW_SendTaskInfo>
 800cb58:	e000      	b.n	800cb5c <SYSVIEW_AddTask+0xb8>
    return;
 800cb5a:	bf00      	nop

}
 800cb5c:	3710      	adds	r7, #16
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
 800cb62:	bf00      	nop
 800cb64:	080123d0 	.word	0x080123d0
 800cb68:	20019b3c 	.word	0x20019b3c
 800cb6c:	080123d8 	.word	0x080123d8
 800cb70:	20019a9c 	.word	0x20019a9c

0800cb74 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b08a      	sub	sp, #40	; 0x28
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	60f8      	str	r0, [r7, #12]
 800cb7c:	60b9      	str	r1, [r7, #8]
 800cb7e:	607a      	str	r2, [r7, #4]
 800cb80:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800cb82:	f107 0314 	add.w	r3, r7, #20
 800cb86:	2214      	movs	r2, #20
 800cb88:	2100      	movs	r1, #0
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f002 fab5 	bl	800f0fa <memset>
  TaskInfo.TaskID     = TaskID;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800cb94:	68bb      	ldr	r3, [r7, #8]
 800cb96:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800cba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cba2:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800cba4:	f107 0314 	add.w	r3, r7, #20
 800cba8:	4618      	mov	r0, r3
 800cbaa:	f001 f827 	bl	800dbfc <SEGGER_SYSVIEW_SendTaskInfo>
}
 800cbae:	bf00      	nop
 800cbb0:	3728      	adds	r7, #40	; 0x28
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}
	...

0800cbb8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800cbb8:	b480      	push	{r7}
 800cbba:	b083      	sub	sp, #12
 800cbbc:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800cbbe:	4b24      	ldr	r3, [pc, #144]	; (800cc50 <_DoInit+0x98>)
 800cbc0:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2203      	movs	r2, #3
 800cbc6:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2203      	movs	r2, #3
 800cbcc:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	4a20      	ldr	r2, [pc, #128]	; (800cc54 <_DoInit+0x9c>)
 800cbd2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	4a20      	ldr	r2, [pc, #128]	; (800cc58 <_DoInit+0xa0>)
 800cbd8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cbe0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2200      	movs	r2, #0
 800cbec:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4a17      	ldr	r2, [pc, #92]	; (800cc54 <_DoInit+0x9c>)
 800cbf8:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	4a17      	ldr	r2, [pc, #92]	; (800cc5c <_DoInit+0xa4>)
 800cbfe:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2210      	movs	r2, #16
 800cc04:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2200      	movs	r2, #0
 800cc16:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	3307      	adds	r3, #7
 800cc1c:	4a10      	ldr	r2, [pc, #64]	; (800cc60 <_DoInit+0xa8>)
 800cc1e:	6810      	ldr	r0, [r2, #0]
 800cc20:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800cc22:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a0e      	ldr	r2, [pc, #56]	; (800cc64 <_DoInit+0xac>)
 800cc2a:	6810      	ldr	r0, [r2, #0]
 800cc2c:	6018      	str	r0, [r3, #0]
 800cc2e:	8891      	ldrh	r1, [r2, #4]
 800cc30:	7992      	ldrb	r2, [r2, #6]
 800cc32:	8099      	strh	r1, [r3, #4]
 800cc34:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800cc36:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2220      	movs	r2, #32
 800cc3e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800cc40:	f3bf 8f5f 	dmb	sy
}
 800cc44:	bf00      	nop
 800cc46:	370c      	adds	r7, #12
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr
 800cc50:	20019b40 	.word	0x20019b40
 800cc54:	08012428 	.word	0x08012428
 800cc58:	20019be8 	.word	0x20019be8
 800cc5c:	20019fe8 	.word	0x20019fe8
 800cc60:	08012434 	.word	0x08012434
 800cc64:	08012438 	.word	0x08012438

0800cc68 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b08a      	sub	sp, #40	; 0x28
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	60f8      	str	r0, [r7, #12]
 800cc70:	60b9      	str	r1, [r7, #8]
 800cc72:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800cc74:	2300      	movs	r3, #0
 800cc76:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	68db      	ldr	r3, [r3, #12]
 800cc7c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	691b      	ldr	r3, [r3, #16]
 800cc82:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800cc84:	69ba      	ldr	r2, [r7, #24]
 800cc86:	69fb      	ldr	r3, [r7, #28]
 800cc88:	429a      	cmp	r2, r3
 800cc8a:	d905      	bls.n	800cc98 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800cc8c:	69ba      	ldr	r2, [r7, #24]
 800cc8e:	69fb      	ldr	r3, [r7, #28]
 800cc90:	1ad3      	subs	r3, r2, r3
 800cc92:	3b01      	subs	r3, #1
 800cc94:	627b      	str	r3, [r7, #36]	; 0x24
 800cc96:	e007      	b.n	800cca8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	689a      	ldr	r2, [r3, #8]
 800cc9c:	69b9      	ldr	r1, [r7, #24]
 800cc9e:	69fb      	ldr	r3, [r7, #28]
 800cca0:	1acb      	subs	r3, r1, r3
 800cca2:	4413      	add	r3, r2
 800cca4:	3b01      	subs	r3, #1
 800cca6:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	689a      	ldr	r2, [r3, #8]
 800ccac:	69fb      	ldr	r3, [r7, #28]
 800ccae:	1ad3      	subs	r3, r2, r3
 800ccb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	bf28      	it	cs
 800ccb6:	4613      	movcs	r3, r2
 800ccb8:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800ccba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	bf28      	it	cs
 800ccc2:	4613      	movcs	r3, r2
 800ccc4:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	685a      	ldr	r2, [r3, #4]
 800ccca:	69fb      	ldr	r3, [r7, #28]
 800cccc:	4413      	add	r3, r2
 800ccce:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800ccd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ccd2:	68b9      	ldr	r1, [r7, #8]
 800ccd4:	6978      	ldr	r0, [r7, #20]
 800ccd6:	f002 fa7e 	bl	800f1d6 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800ccda:	6a3a      	ldr	r2, [r7, #32]
 800ccdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccde:	4413      	add	r3, r2
 800cce0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800cce2:	68ba      	ldr	r2, [r7, #8]
 800cce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cce6:	4413      	add	r3, r2
 800cce8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800ccea:	687a      	ldr	r2, [r7, #4]
 800ccec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccee:	1ad3      	subs	r3, r2, r3
 800ccf0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800ccf2:	69fa      	ldr	r2, [r7, #28]
 800ccf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccf6:	4413      	add	r3, r2
 800ccf8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	689b      	ldr	r3, [r3, #8]
 800ccfe:	69fa      	ldr	r2, [r7, #28]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d101      	bne.n	800cd08 <_WriteBlocking+0xa0>
      WrOff = 0u;
 800cd04:	2300      	movs	r3, #0
 800cd06:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cd08:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	69fa      	ldr	r2, [r7, #28]
 800cd10:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d1b2      	bne.n	800cc7e <_WriteBlocking+0x16>
  return NumBytesWritten;
 800cd18:	6a3b      	ldr	r3, [r7, #32]
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3728      	adds	r7, #40	; 0x28
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}

0800cd22 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800cd22:	b580      	push	{r7, lr}
 800cd24:	b088      	sub	sp, #32
 800cd26:	af00      	add	r7, sp, #0
 800cd28:	60f8      	str	r0, [r7, #12]
 800cd2a:	60b9      	str	r1, [r7, #8]
 800cd2c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	689a      	ldr	r2, [r3, #8]
 800cd38:	69fb      	ldr	r3, [r7, #28]
 800cd3a:	1ad3      	subs	r3, r2, r3
 800cd3c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800cd3e:	69ba      	ldr	r2, [r7, #24]
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d911      	bls.n	800cd6a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	685a      	ldr	r2, [r3, #4]
 800cd4a:	69fb      	ldr	r3, [r7, #28]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800cd50:	687a      	ldr	r2, [r7, #4]
 800cd52:	68b9      	ldr	r1, [r7, #8]
 800cd54:	6938      	ldr	r0, [r7, #16]
 800cd56:	f002 fa3e 	bl	800f1d6 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cd5a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800cd5e:	69fa      	ldr	r2, [r7, #28]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	441a      	add	r2, r3
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800cd68:	e01f      	b.n	800cdaa <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800cd6a:	69bb      	ldr	r3, [r7, #24]
 800cd6c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	685a      	ldr	r2, [r3, #4]
 800cd72:	69fb      	ldr	r3, [r7, #28]
 800cd74:	4413      	add	r3, r2
 800cd76:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800cd78:	697a      	ldr	r2, [r7, #20]
 800cd7a:	68b9      	ldr	r1, [r7, #8]
 800cd7c:	6938      	ldr	r0, [r7, #16]
 800cd7e:	f002 fa2a 	bl	800f1d6 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800cd82:	687a      	ldr	r2, [r7, #4]
 800cd84:	69bb      	ldr	r3, [r7, #24]
 800cd86:	1ad3      	subs	r3, r2, r3
 800cd88:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800cd90:	68ba      	ldr	r2, [r7, #8]
 800cd92:	69bb      	ldr	r3, [r7, #24]
 800cd94:	4413      	add	r3, r2
 800cd96:	697a      	ldr	r2, [r7, #20]
 800cd98:	4619      	mov	r1, r3
 800cd9a:	6938      	ldr	r0, [r7, #16]
 800cd9c:	f002 fa1b 	bl	800f1d6 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cda0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	697a      	ldr	r2, [r7, #20]
 800cda8:	60da      	str	r2, [r3, #12]
}
 800cdaa:	bf00      	nop
 800cdac:	3720      	adds	r7, #32
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}

0800cdb2 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800cdb2:	b480      	push	{r7}
 800cdb4:	b087      	sub	sp, #28
 800cdb6:	af00      	add	r7, sp, #0
 800cdb8:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	691b      	ldr	r3, [r3, #16]
 800cdbe:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	68db      	ldr	r3, [r3, #12]
 800cdc4:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800cdc6:	693a      	ldr	r2, [r7, #16]
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d808      	bhi.n	800cde0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	689a      	ldr	r2, [r3, #8]
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	1ad2      	subs	r2, r2, r3
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	4413      	add	r3, r2
 800cdda:	3b01      	subs	r3, #1
 800cddc:	617b      	str	r3, [r7, #20]
 800cdde:	e004      	b.n	800cdea <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800cde0:	693a      	ldr	r2, [r7, #16]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	1ad3      	subs	r3, r2, r3
 800cde6:	3b01      	subs	r3, #1
 800cde8:	617b      	str	r3, [r7, #20]
  }
  return r;
 800cdea:	697b      	ldr	r3, [r7, #20]
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	371c      	adds	r7, #28
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr

0800cdf8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b08c      	sub	sp, #48	; 0x30
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	60f8      	str	r0, [r7, #12]
 800ce00:	60b9      	str	r1, [r7, #8]
 800ce02:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800ce04:	4b3e      	ldr	r3, [pc, #248]	; (800cf00 <SEGGER_RTT_ReadNoLock+0x108>)
 800ce06:	623b      	str	r3, [r7, #32]
 800ce08:	6a3b      	ldr	r3, [r7, #32]
 800ce0a:	781b      	ldrb	r3, [r3, #0]
 800ce0c:	b2db      	uxtb	r3, r3
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d101      	bne.n	800ce16 <SEGGER_RTT_ReadNoLock+0x1e>
 800ce12:	f7ff fed1 	bl	800cbb8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800ce16:	68fa      	ldr	r2, [r7, #12]
 800ce18:	4613      	mov	r3, r2
 800ce1a:	005b      	lsls	r3, r3, #1
 800ce1c:	4413      	add	r3, r2
 800ce1e:	00db      	lsls	r3, r3, #3
 800ce20:	3360      	adds	r3, #96	; 0x60
 800ce22:	4a37      	ldr	r2, [pc, #220]	; (800cf00 <SEGGER_RTT_ReadNoLock+0x108>)
 800ce24:	4413      	add	r3, r2
 800ce26:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800ce2c:	69fb      	ldr	r3, [r7, #28]
 800ce2e:	691b      	ldr	r3, [r3, #16]
 800ce30:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800ce32:	69fb      	ldr	r3, [r7, #28]
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800ce3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce3e:	69bb      	ldr	r3, [r7, #24]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d92b      	bls.n	800ce9c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800ce44:	69fb      	ldr	r3, [r7, #28]
 800ce46:	689a      	ldr	r2, [r3, #8]
 800ce48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce4a:	1ad3      	subs	r3, r2, r3
 800ce4c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800ce4e:	697a      	ldr	r2, [r7, #20]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4293      	cmp	r3, r2
 800ce54:	bf28      	it	cs
 800ce56:	4613      	movcs	r3, r2
 800ce58:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800ce5a:	69fb      	ldr	r3, [r7, #28]
 800ce5c:	685a      	ldr	r2, [r3, #4]
 800ce5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce60:	4413      	add	r3, r2
 800ce62:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800ce64:	697a      	ldr	r2, [r7, #20]
 800ce66:	6939      	ldr	r1, [r7, #16]
 800ce68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ce6a:	f002 f9b4 	bl	800f1d6 <memcpy>
    NumBytesRead += NumBytesRem;
 800ce6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce70:	697b      	ldr	r3, [r7, #20]
 800ce72:	4413      	add	r3, r2
 800ce74:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800ce76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	4413      	add	r3, r2
 800ce7c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800ce7e:	687a      	ldr	r2, [r7, #4]
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	1ad3      	subs	r3, r2, r3
 800ce84:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800ce86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce88:	697b      	ldr	r3, [r7, #20]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800ce8e:	69fb      	ldr	r3, [r7, #28]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce94:	429a      	cmp	r2, r3
 800ce96:	d101      	bne.n	800ce9c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800ce9c:	69ba      	ldr	r2, [r7, #24]
 800ce9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea0:	1ad3      	subs	r3, r2, r3
 800cea2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800cea4:	697a      	ldr	r2, [r7, #20]
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	bf28      	it	cs
 800ceac:	4613      	movcs	r3, r2
 800ceae:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d019      	beq.n	800ceea <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800ceb6:	69fb      	ldr	r3, [r7, #28]
 800ceb8:	685a      	ldr	r2, [r3, #4]
 800ceba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cebc:	4413      	add	r3, r2
 800cebe:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800cec0:	697a      	ldr	r2, [r7, #20]
 800cec2:	6939      	ldr	r1, [r7, #16]
 800cec4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cec6:	f002 f986 	bl	800f1d6 <memcpy>
    NumBytesRead += NumBytesRem;
 800ceca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	4413      	add	r3, r2
 800ced0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800ced2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ced4:	697b      	ldr	r3, [r7, #20]
 800ced6:	4413      	add	r3, r2
 800ced8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800ceda:	687a      	ldr	r2, [r7, #4]
 800cedc:	697b      	ldr	r3, [r7, #20]
 800cede:	1ad3      	subs	r3, r2, r3
 800cee0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800cee2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	4413      	add	r3, r2
 800cee8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800ceea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d002      	beq.n	800cef6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cef4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800cef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	3730      	adds	r7, #48	; 0x30
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}
 800cf00:	20019b40 	.word	0x20019b40

0800cf04 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b088      	sub	sp, #32
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	60f8      	str	r0, [r7, #12]
 800cf0c:	60b9      	str	r1, [r7, #8]
 800cf0e:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800cf10:	68bb      	ldr	r3, [r7, #8]
 800cf12:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	1c5a      	adds	r2, r3, #1
 800cf18:	4613      	mov	r3, r2
 800cf1a:	005b      	lsls	r3, r3, #1
 800cf1c:	4413      	add	r3, r2
 800cf1e:	00db      	lsls	r3, r3, #3
 800cf20:	4a1f      	ldr	r2, [pc, #124]	; (800cfa0 <SEGGER_RTT_WriteNoLock+0x9c>)
 800cf22:	4413      	add	r3, r2
 800cf24:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	695b      	ldr	r3, [r3, #20]
 800cf2a:	2b02      	cmp	r3, #2
 800cf2c:	d029      	beq.n	800cf82 <SEGGER_RTT_WriteNoLock+0x7e>
 800cf2e:	2b02      	cmp	r3, #2
 800cf30:	d82e      	bhi.n	800cf90 <SEGGER_RTT_WriteNoLock+0x8c>
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d002      	beq.n	800cf3c <SEGGER_RTT_WriteNoLock+0x38>
 800cf36:	2b01      	cmp	r3, #1
 800cf38:	d013      	beq.n	800cf62 <SEGGER_RTT_WriteNoLock+0x5e>
 800cf3a:	e029      	b.n	800cf90 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800cf3c:	6978      	ldr	r0, [r7, #20]
 800cf3e:	f7ff ff38 	bl	800cdb2 <_GetAvailWriteSpace>
 800cf42:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800cf44:	693a      	ldr	r2, [r7, #16]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	d202      	bcs.n	800cf52 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800cf50:	e021      	b.n	800cf96 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800cf56:	687a      	ldr	r2, [r7, #4]
 800cf58:	69b9      	ldr	r1, [r7, #24]
 800cf5a:	6978      	ldr	r0, [r7, #20]
 800cf5c:	f7ff fee1 	bl	800cd22 <_WriteNoCheck>
    break;
 800cf60:	e019      	b.n	800cf96 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800cf62:	6978      	ldr	r0, [r7, #20]
 800cf64:	f7ff ff25 	bl	800cdb2 <_GetAvailWriteSpace>
 800cf68:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800cf6a:	687a      	ldr	r2, [r7, #4]
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	bf28      	it	cs
 800cf72:	4613      	movcs	r3, r2
 800cf74:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800cf76:	69fa      	ldr	r2, [r7, #28]
 800cf78:	69b9      	ldr	r1, [r7, #24]
 800cf7a:	6978      	ldr	r0, [r7, #20]
 800cf7c:	f7ff fed1 	bl	800cd22 <_WriteNoCheck>
    break;
 800cf80:	e009      	b.n	800cf96 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800cf82:	687a      	ldr	r2, [r7, #4]
 800cf84:	69b9      	ldr	r1, [r7, #24]
 800cf86:	6978      	ldr	r0, [r7, #20]
 800cf88:	f7ff fe6e 	bl	800cc68 <_WriteBlocking>
 800cf8c:	61f8      	str	r0, [r7, #28]
    break;
 800cf8e:	e002      	b.n	800cf96 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800cf90:	2300      	movs	r3, #0
 800cf92:	61fb      	str	r3, [r7, #28]
    break;
 800cf94:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800cf96:	69fb      	ldr	r3, [r7, #28]
}
 800cf98:	4618      	mov	r0, r3
 800cf9a:	3720      	adds	r7, #32
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}
 800cfa0:	20019b40 	.word	0x20019b40

0800cfa4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b088      	sub	sp, #32
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	60b9      	str	r1, [r7, #8]
 800cfae:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800cfb0:	4b0e      	ldr	r3, [pc, #56]	; (800cfec <SEGGER_RTT_Write+0x48>)
 800cfb2:	61fb      	str	r3, [r7, #28]
 800cfb4:	69fb      	ldr	r3, [r7, #28]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	b2db      	uxtb	r3, r3
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d101      	bne.n	800cfc2 <SEGGER_RTT_Write+0x1e>
 800cfbe:	f7ff fdfb 	bl	800cbb8 <_DoInit>
  SEGGER_RTT_LOCK();
 800cfc2:	f3ef 8311 	mrs	r3, BASEPRI
 800cfc6:	f04f 0120 	mov.w	r1, #32
 800cfca:	f381 8811 	msr	BASEPRI, r1
 800cfce:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800cfd0:	687a      	ldr	r2, [r7, #4]
 800cfd2:	68b9      	ldr	r1, [r7, #8]
 800cfd4:	68f8      	ldr	r0, [r7, #12]
 800cfd6:	f7ff ff95 	bl	800cf04 <SEGGER_RTT_WriteNoLock>
 800cfda:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800cfdc:	69bb      	ldr	r3, [r7, #24]
 800cfde:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800cfe2:	697b      	ldr	r3, [r7, #20]
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	3720      	adds	r7, #32
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	20019b40 	.word	0x20019b40

0800cff0 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800cff0:	b480      	push	{r7}
 800cff2:	b087      	sub	sp, #28
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	60f8      	str	r0, [r7, #12]
 800cff8:	60b9      	str	r1, [r7, #8]
 800cffa:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800cffc:	2300      	movs	r3, #0
 800cffe:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800d000:	e002      	b.n	800d008 <_EncodeStr+0x18>
    Len++;
 800d002:	693b      	ldr	r3, [r7, #16]
 800d004:	3301      	adds	r3, #1
 800d006:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800d008:	68ba      	ldr	r2, [r7, #8]
 800d00a:	693b      	ldr	r3, [r7, #16]
 800d00c:	4413      	add	r3, r2
 800d00e:	781b      	ldrb	r3, [r3, #0]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d1f6      	bne.n	800d002 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800d014:	693a      	ldr	r2, [r7, #16]
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	429a      	cmp	r2, r3
 800d01a:	d901      	bls.n	800d020 <_EncodeStr+0x30>
    Len = Limit;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	2bfe      	cmp	r3, #254	; 0xfe
 800d024:	d806      	bhi.n	800d034 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	1c5a      	adds	r2, r3, #1
 800d02a:	60fa      	str	r2, [r7, #12]
 800d02c:	693a      	ldr	r2, [r7, #16]
 800d02e:	b2d2      	uxtb	r2, r2
 800d030:	701a      	strb	r2, [r3, #0]
 800d032:	e011      	b.n	800d058 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	1c5a      	adds	r2, r3, #1
 800d038:	60fa      	str	r2, [r7, #12]
 800d03a:	22ff      	movs	r2, #255	; 0xff
 800d03c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	1c5a      	adds	r2, r3, #1
 800d042:	60fa      	str	r2, [r7, #12]
 800d044:	693a      	ldr	r2, [r7, #16]
 800d046:	b2d2      	uxtb	r2, r2
 800d048:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800d04a:	693b      	ldr	r3, [r7, #16]
 800d04c:	0a19      	lsrs	r1, r3, #8
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	1c5a      	adds	r2, r3, #1
 800d052:	60fa      	str	r2, [r7, #12]
 800d054:	b2ca      	uxtb	r2, r1
 800d056:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800d058:	2300      	movs	r3, #0
 800d05a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800d05c:	e00a      	b.n	800d074 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800d05e:	68ba      	ldr	r2, [r7, #8]
 800d060:	1c53      	adds	r3, r2, #1
 800d062:	60bb      	str	r3, [r7, #8]
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	1c59      	adds	r1, r3, #1
 800d068:	60f9      	str	r1, [r7, #12]
 800d06a:	7812      	ldrb	r2, [r2, #0]
 800d06c:	701a      	strb	r2, [r3, #0]
    n++;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	3301      	adds	r3, #1
 800d072:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800d074:	697a      	ldr	r2, [r7, #20]
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	429a      	cmp	r2, r3
 800d07a:	d3f0      	bcc.n	800d05e <_EncodeStr+0x6e>
  }
  return pPayload;
 800d07c:	68fb      	ldr	r3, [r7, #12]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	371c      	adds	r7, #28
 800d082:	46bd      	mov	sp, r7
 800d084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d088:	4770      	bx	lr

0800d08a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800d08a:	b480      	push	{r7}
 800d08c:	b083      	sub	sp, #12
 800d08e:	af00      	add	r7, sp, #0
 800d090:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	3304      	adds	r3, #4
}
 800d096:	4618      	mov	r0, r3
 800d098:	370c      	adds	r7, #12
 800d09a:	46bd      	mov	sp, r7
 800d09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a0:	4770      	bx	lr
	...

0800d0a4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b082      	sub	sp, #8
 800d0a8:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d0aa:	4b35      	ldr	r3, [pc, #212]	; (800d180 <_HandleIncomingPacket+0xdc>)
 800d0ac:	7e1b      	ldrb	r3, [r3, #24]
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	1cfb      	adds	r3, r7, #3
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	4619      	mov	r1, r3
 800d0b6:	f7ff fe9f 	bl	800cdf8 <SEGGER_RTT_ReadNoLock>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	dd59      	ble.n	800d178 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800d0c4:	78fb      	ldrb	r3, [r7, #3]
 800d0c6:	2b80      	cmp	r3, #128	; 0x80
 800d0c8:	d032      	beq.n	800d130 <_HandleIncomingPacket+0x8c>
 800d0ca:	2b80      	cmp	r3, #128	; 0x80
 800d0cc:	dc42      	bgt.n	800d154 <_HandleIncomingPacket+0xb0>
 800d0ce:	2b07      	cmp	r3, #7
 800d0d0:	dc16      	bgt.n	800d100 <_HandleIncomingPacket+0x5c>
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	dd3e      	ble.n	800d154 <_HandleIncomingPacket+0xb0>
 800d0d6:	3b01      	subs	r3, #1
 800d0d8:	2b06      	cmp	r3, #6
 800d0da:	d83b      	bhi.n	800d154 <_HandleIncomingPacket+0xb0>
 800d0dc:	a201      	add	r2, pc, #4	; (adr r2, 800d0e4 <_HandleIncomingPacket+0x40>)
 800d0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0e2:	bf00      	nop
 800d0e4:	0800d107 	.word	0x0800d107
 800d0e8:	0800d10d 	.word	0x0800d10d
 800d0ec:	0800d113 	.word	0x0800d113
 800d0f0:	0800d119 	.word	0x0800d119
 800d0f4:	0800d11f 	.word	0x0800d11f
 800d0f8:	0800d125 	.word	0x0800d125
 800d0fc:	0800d12b 	.word	0x0800d12b
 800d100:	2b7f      	cmp	r3, #127	; 0x7f
 800d102:	d034      	beq.n	800d16e <_HandleIncomingPacket+0xca>
 800d104:	e026      	b.n	800d154 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800d106:	f000 fbff 	bl	800d908 <SEGGER_SYSVIEW_Start>
      break;
 800d10a:	e035      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800d10c:	f000 fcb6 	bl	800da7c <SEGGER_SYSVIEW_Stop>
      break;
 800d110:	e032      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800d112:	f000 fe6b 	bl	800ddec <SEGGER_SYSVIEW_RecordSystime>
      break;
 800d116:	e02f      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800d118:	f000 fe54 	bl	800ddc4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800d11c:	e02c      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800d11e:	f000 fcd3 	bl	800dac8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800d122:	e029      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800d124:	f001 f8fe 	bl	800e324 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800d128:	e026      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800d12a:	f001 f8dd 	bl	800e2e8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800d12e:	e023      	b.n	800d178 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d130:	4b13      	ldr	r3, [pc, #76]	; (800d180 <_HandleIncomingPacket+0xdc>)
 800d132:	7e1b      	ldrb	r3, [r3, #24]
 800d134:	4618      	mov	r0, r3
 800d136:	1cfb      	adds	r3, r7, #3
 800d138:	2201      	movs	r2, #1
 800d13a:	4619      	mov	r1, r3
 800d13c:	f7ff fe5c 	bl	800cdf8 <SEGGER_RTT_ReadNoLock>
 800d140:	4603      	mov	r3, r0
 800d142:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2b00      	cmp	r3, #0
 800d148:	dd13      	ble.n	800d172 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800d14a:	78fb      	ldrb	r3, [r7, #3]
 800d14c:	4618      	mov	r0, r3
 800d14e:	f001 f84b 	bl	800e1e8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800d152:	e00e      	b.n	800d172 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800d154:	78fb      	ldrb	r3, [r7, #3]
 800d156:	b25b      	sxtb	r3, r3
 800d158:	2b00      	cmp	r3, #0
 800d15a:	da0c      	bge.n	800d176 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d15c:	4b08      	ldr	r3, [pc, #32]	; (800d180 <_HandleIncomingPacket+0xdc>)
 800d15e:	7e1b      	ldrb	r3, [r3, #24]
 800d160:	4618      	mov	r0, r3
 800d162:	1cfb      	adds	r3, r7, #3
 800d164:	2201      	movs	r2, #1
 800d166:	4619      	mov	r1, r3
 800d168:	f7ff fe46 	bl	800cdf8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800d16c:	e003      	b.n	800d176 <_HandleIncomingPacket+0xd2>
      break;
 800d16e:	bf00      	nop
 800d170:	e002      	b.n	800d178 <_HandleIncomingPacket+0xd4>
      break;
 800d172:	bf00      	nop
 800d174:	e000      	b.n	800d178 <_HandleIncomingPacket+0xd4>
      break;
 800d176:	bf00      	nop
    }
  }
}
 800d178:	bf00      	nop
 800d17a:	3708      	adds	r7, #8
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}
 800d180:	20019ff8 	.word	0x20019ff8

0800d184 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800d184:	b580      	push	{r7, lr}
 800d186:	b08c      	sub	sp, #48	; 0x30
 800d188:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800d18a:	2301      	movs	r3, #1
 800d18c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800d18e:	1d3b      	adds	r3, r7, #4
 800d190:	3301      	adds	r3, #1
 800d192:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800d194:	69fb      	ldr	r3, [r7, #28]
 800d196:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d198:	4b31      	ldr	r3, [pc, #196]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d19a:	695b      	ldr	r3, [r3, #20]
 800d19c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d19e:	e00b      	b.n	800d1b8 <_TrySendOverflowPacket+0x34>
 800d1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1a2:	b2da      	uxtb	r2, r3
 800d1a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1a6:	1c59      	adds	r1, r3, #1
 800d1a8:	62f9      	str	r1, [r7, #44]	; 0x2c
 800d1aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d1ae:	b2d2      	uxtb	r2, r2
 800d1b0:	701a      	strb	r2, [r3, #0]
 800d1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1b4:	09db      	lsrs	r3, r3, #7
 800d1b6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1ba:	2b7f      	cmp	r3, #127	; 0x7f
 800d1bc:	d8f0      	bhi.n	800d1a0 <_TrySendOverflowPacket+0x1c>
 800d1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1c0:	1c5a      	adds	r2, r3, #1
 800d1c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d1c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d1c6:	b2d2      	uxtb	r2, r2
 800d1c8:	701a      	strb	r2, [r3, #0]
 800d1ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1cc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d1ce:	4b25      	ldr	r3, [pc, #148]	; (800d264 <_TrySendOverflowPacket+0xe0>)
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d1d4:	4b22      	ldr	r3, [pc, #136]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d1d6:	68db      	ldr	r3, [r3, #12]
 800d1d8:	69ba      	ldr	r2, [r7, #24]
 800d1da:	1ad3      	subs	r3, r2, r3
 800d1dc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800d1de:	69fb      	ldr	r3, [r7, #28]
 800d1e0:	627b      	str	r3, [r7, #36]	; 0x24
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	623b      	str	r3, [r7, #32]
 800d1e6:	e00b      	b.n	800d200 <_TrySendOverflowPacket+0x7c>
 800d1e8:	6a3b      	ldr	r3, [r7, #32]
 800d1ea:	b2da      	uxtb	r2, r3
 800d1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ee:	1c59      	adds	r1, r3, #1
 800d1f0:	6279      	str	r1, [r7, #36]	; 0x24
 800d1f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d1f6:	b2d2      	uxtb	r2, r2
 800d1f8:	701a      	strb	r2, [r3, #0]
 800d1fa:	6a3b      	ldr	r3, [r7, #32]
 800d1fc:	09db      	lsrs	r3, r3, #7
 800d1fe:	623b      	str	r3, [r7, #32]
 800d200:	6a3b      	ldr	r3, [r7, #32]
 800d202:	2b7f      	cmp	r3, #127	; 0x7f
 800d204:	d8f0      	bhi.n	800d1e8 <_TrySendOverflowPacket+0x64>
 800d206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d208:	1c5a      	adds	r2, r3, #1
 800d20a:	627a      	str	r2, [r7, #36]	; 0x24
 800d20c:	6a3a      	ldr	r2, [r7, #32]
 800d20e:	b2d2      	uxtb	r2, r2
 800d210:	701a      	strb	r2, [r3, #0]
 800d212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d214:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800d216:	4b12      	ldr	r3, [pc, #72]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d218:	785b      	ldrb	r3, [r3, #1]
 800d21a:	4618      	mov	r0, r3
 800d21c:	1d3b      	adds	r3, r7, #4
 800d21e:	69fa      	ldr	r2, [r7, #28]
 800d220:	1ad3      	subs	r3, r2, r3
 800d222:	461a      	mov	r2, r3
 800d224:	1d3b      	adds	r3, r7, #4
 800d226:	4619      	mov	r1, r3
 800d228:	f7f2 fff2 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d22c:	4603      	mov	r3, r0
 800d22e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800d230:	693b      	ldr	r3, [r7, #16]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d009      	beq.n	800d24a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d236:	4a0a      	ldr	r2, [pc, #40]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d238:	69bb      	ldr	r3, [r7, #24]
 800d23a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800d23c:	4b08      	ldr	r3, [pc, #32]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d23e:	781b      	ldrb	r3, [r3, #0]
 800d240:	3b01      	subs	r3, #1
 800d242:	b2da      	uxtb	r2, r3
 800d244:	4b06      	ldr	r3, [pc, #24]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d246:	701a      	strb	r2, [r3, #0]
 800d248:	e004      	b.n	800d254 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800d24a:	4b05      	ldr	r3, [pc, #20]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d24c:	695b      	ldr	r3, [r3, #20]
 800d24e:	3301      	adds	r3, #1
 800d250:	4a03      	ldr	r2, [pc, #12]	; (800d260 <_TrySendOverflowPacket+0xdc>)
 800d252:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800d254:	693b      	ldr	r3, [r7, #16]
}
 800d256:	4618      	mov	r0, r3
 800d258:	3730      	adds	r7, #48	; 0x30
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	20019ff8 	.word	0x20019ff8
 800d264:	e0001004 	.word	0xe0001004

0800d268 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800d268:	b580      	push	{r7, lr}
 800d26a:	b08a      	sub	sp, #40	; 0x28
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	60b9      	str	r1, [r7, #8]
 800d272:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800d274:	4b6c      	ldr	r3, [pc, #432]	; (800d428 <_SendPacket+0x1c0>)
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	2b01      	cmp	r3, #1
 800d27a:	d010      	beq.n	800d29e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800d27c:	4b6a      	ldr	r3, [pc, #424]	; (800d428 <_SendPacket+0x1c0>)
 800d27e:	781b      	ldrb	r3, [r3, #0]
 800d280:	2b00      	cmp	r3, #0
 800d282:	f000 80a3 	beq.w	800d3cc <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800d286:	4b68      	ldr	r3, [pc, #416]	; (800d428 <_SendPacket+0x1c0>)
 800d288:	781b      	ldrb	r3, [r3, #0]
 800d28a:	2b02      	cmp	r3, #2
 800d28c:	d109      	bne.n	800d2a2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800d28e:	f7ff ff79 	bl	800d184 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800d292:	4b65      	ldr	r3, [pc, #404]	; (800d428 <_SendPacket+0x1c0>)
 800d294:	781b      	ldrb	r3, [r3, #0]
 800d296:	2b01      	cmp	r3, #1
 800d298:	f040 809a 	bne.w	800d3d0 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 800d29c:	e001      	b.n	800d2a2 <_SendPacket+0x3a>
    goto Send;
 800d29e:	bf00      	nop
 800d2a0:	e000      	b.n	800d2a4 <_SendPacket+0x3c>
Send:
 800d2a2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2b1f      	cmp	r3, #31
 800d2a8:	d809      	bhi.n	800d2be <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800d2aa:	4b5f      	ldr	r3, [pc, #380]	; (800d428 <_SendPacket+0x1c0>)
 800d2ac:	69da      	ldr	r2, [r3, #28]
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	fa22 f303 	lsr.w	r3, r2, r3
 800d2b4:	f003 0301 	and.w	r3, r3, #1
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	f040 808b 	bne.w	800d3d4 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2b17      	cmp	r3, #23
 800d2c2:	d807      	bhi.n	800d2d4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	3b01      	subs	r3, #1
 800d2c8:	60fb      	str	r3, [r7, #12]
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	701a      	strb	r2, [r3, #0]
 800d2d2:	e03d      	b.n	800d350 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800d2d4:	68ba      	ldr	r2, [r7, #8]
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	1ad3      	subs	r3, r2, r3
 800d2da:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800d2dc:	69fb      	ldr	r3, [r7, #28]
 800d2de:	2b7f      	cmp	r3, #127	; 0x7f
 800d2e0:	d912      	bls.n	800d308 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800d2e2:	69fb      	ldr	r3, [r7, #28]
 800d2e4:	09da      	lsrs	r2, r3, #7
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	3b01      	subs	r3, #1
 800d2ea:	60fb      	str	r3, [r7, #12]
 800d2ec:	b2d2      	uxtb	r2, r2
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800d2f2:	69fb      	ldr	r3, [r7, #28]
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	68fa      	ldr	r2, [r7, #12]
 800d2f8:	3a01      	subs	r2, #1
 800d2fa:	60fa      	str	r2, [r7, #12]
 800d2fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d300:	b2da      	uxtb	r2, r3
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	701a      	strb	r2, [r3, #0]
 800d306:	e006      	b.n	800d316 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	3b01      	subs	r3, #1
 800d30c:	60fb      	str	r3, [r7, #12]
 800d30e:	69fb      	ldr	r3, [r7, #28]
 800d310:	b2da      	uxtb	r2, r3
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2b7f      	cmp	r3, #127	; 0x7f
 800d31a:	d912      	bls.n	800d342 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	09da      	lsrs	r2, r3, #7
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	3b01      	subs	r3, #1
 800d324:	60fb      	str	r3, [r7, #12]
 800d326:	b2d2      	uxtb	r2, r2
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	b2db      	uxtb	r3, r3
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	3a01      	subs	r2, #1
 800d334:	60fa      	str	r2, [r7, #12]
 800d336:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d33a:	b2da      	uxtb	r2, r3
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	701a      	strb	r2, [r3, #0]
 800d340:	e006      	b.n	800d350 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	3b01      	subs	r3, #1
 800d346:	60fb      	str	r3, [r7, #12]
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	b2da      	uxtb	r2, r3
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d350:	4b36      	ldr	r3, [pc, #216]	; (800d42c <_SendPacket+0x1c4>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d356:	4b34      	ldr	r3, [pc, #208]	; (800d428 <_SendPacket+0x1c0>)
 800d358:	68db      	ldr	r3, [r3, #12]
 800d35a:	69ba      	ldr	r2, [r7, #24]
 800d35c:	1ad3      	subs	r3, r2, r3
 800d35e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	627b      	str	r3, [r7, #36]	; 0x24
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	623b      	str	r3, [r7, #32]
 800d368:	e00b      	b.n	800d382 <_SendPacket+0x11a>
 800d36a:	6a3b      	ldr	r3, [r7, #32]
 800d36c:	b2da      	uxtb	r2, r3
 800d36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d370:	1c59      	adds	r1, r3, #1
 800d372:	6279      	str	r1, [r7, #36]	; 0x24
 800d374:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d378:	b2d2      	uxtb	r2, r2
 800d37a:	701a      	strb	r2, [r3, #0]
 800d37c:	6a3b      	ldr	r3, [r7, #32]
 800d37e:	09db      	lsrs	r3, r3, #7
 800d380:	623b      	str	r3, [r7, #32]
 800d382:	6a3b      	ldr	r3, [r7, #32]
 800d384:	2b7f      	cmp	r3, #127	; 0x7f
 800d386:	d8f0      	bhi.n	800d36a <_SendPacket+0x102>
 800d388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d38a:	1c5a      	adds	r2, r3, #1
 800d38c:	627a      	str	r2, [r7, #36]	; 0x24
 800d38e:	6a3a      	ldr	r2, [r7, #32]
 800d390:	b2d2      	uxtb	r2, r2
 800d392:	701a      	strb	r2, [r3, #0]
 800d394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d396:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800d398:	4b23      	ldr	r3, [pc, #140]	; (800d428 <_SendPacket+0x1c0>)
 800d39a:	785b      	ldrb	r3, [r3, #1]
 800d39c:	4618      	mov	r0, r3
 800d39e:	68ba      	ldr	r2, [r7, #8]
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	1ad3      	subs	r3, r2, r3
 800d3a4:	461a      	mov	r2, r3
 800d3a6:	68f9      	ldr	r1, [r7, #12]
 800d3a8:	f7f2 ff32 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800d3b0:	693b      	ldr	r3, [r7, #16]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d003      	beq.n	800d3be <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d3b6:	4a1c      	ldr	r2, [pc, #112]	; (800d428 <_SendPacket+0x1c0>)
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	60d3      	str	r3, [r2, #12]
 800d3bc:	e00b      	b.n	800d3d6 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800d3be:	4b1a      	ldr	r3, [pc, #104]	; (800d428 <_SendPacket+0x1c0>)
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	b2da      	uxtb	r2, r3
 800d3c6:	4b18      	ldr	r3, [pc, #96]	; (800d428 <_SendPacket+0x1c0>)
 800d3c8:	701a      	strb	r2, [r3, #0]
 800d3ca:	e004      	b.n	800d3d6 <_SendPacket+0x16e>
    goto SendDone;
 800d3cc:	bf00      	nop
 800d3ce:	e002      	b.n	800d3d6 <_SendPacket+0x16e>
      goto SendDone;
 800d3d0:	bf00      	nop
 800d3d2:	e000      	b.n	800d3d6 <_SendPacket+0x16e>
      goto SendDone;
 800d3d4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800d3d6:	4b14      	ldr	r3, [pc, #80]	; (800d428 <_SendPacket+0x1c0>)
 800d3d8:	7e1b      	ldrb	r3, [r3, #24]
 800d3da:	4619      	mov	r1, r3
 800d3dc:	4a14      	ldr	r2, [pc, #80]	; (800d430 <_SendPacket+0x1c8>)
 800d3de:	460b      	mov	r3, r1
 800d3e0:	005b      	lsls	r3, r3, #1
 800d3e2:	440b      	add	r3, r1
 800d3e4:	00db      	lsls	r3, r3, #3
 800d3e6:	4413      	add	r3, r2
 800d3e8:	336c      	adds	r3, #108	; 0x6c
 800d3ea:	681a      	ldr	r2, [r3, #0]
 800d3ec:	4b0e      	ldr	r3, [pc, #56]	; (800d428 <_SendPacket+0x1c0>)
 800d3ee:	7e1b      	ldrb	r3, [r3, #24]
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	490f      	ldr	r1, [pc, #60]	; (800d430 <_SendPacket+0x1c8>)
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	005b      	lsls	r3, r3, #1
 800d3f8:	4403      	add	r3, r0
 800d3fa:	00db      	lsls	r3, r3, #3
 800d3fc:	440b      	add	r3, r1
 800d3fe:	3370      	adds	r3, #112	; 0x70
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	429a      	cmp	r2, r3
 800d404:	d00b      	beq.n	800d41e <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800d406:	4b08      	ldr	r3, [pc, #32]	; (800d428 <_SendPacket+0x1c0>)
 800d408:	789b      	ldrb	r3, [r3, #2]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d107      	bne.n	800d41e <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800d40e:	4b06      	ldr	r3, [pc, #24]	; (800d428 <_SendPacket+0x1c0>)
 800d410:	2201      	movs	r2, #1
 800d412:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800d414:	f7ff fe46 	bl	800d0a4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800d418:	4b03      	ldr	r3, [pc, #12]	; (800d428 <_SendPacket+0x1c0>)
 800d41a:	2200      	movs	r2, #0
 800d41c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800d41e:	bf00      	nop
 800d420:	3728      	adds	r7, #40	; 0x28
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}
 800d426:	bf00      	nop
 800d428:	20019ff8 	.word	0x20019ff8
 800d42c:	e0001004 	.word	0xe0001004
 800d430:	20019b40 	.word	0x20019b40

0800d434 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d434:	b580      	push	{r7, lr}
 800d436:	b084      	sub	sp, #16
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d43c:	f3ef 8311 	mrs	r3, BASEPRI
 800d440:	f04f 0120 	mov.w	r1, #32
 800d444:	f381 8811 	msr	BASEPRI, r1
 800d448:	60fb      	str	r3, [r7, #12]
 800d44a:	4808      	ldr	r0, [pc, #32]	; (800d46c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d44c:	f7ff fe1d 	bl	800d08a <_PreparePacket>
 800d450:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d452:	687a      	ldr	r2, [r7, #4]
 800d454:	68b9      	ldr	r1, [r7, #8]
 800d456:	68b8      	ldr	r0, [r7, #8]
 800d458:	f7ff ff06 	bl	800d268 <_SendPacket>
  RECORD_END();
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f383 8811 	msr	BASEPRI, r3
}
 800d462:	bf00      	nop
 800d464:	3710      	adds	r7, #16
 800d466:	46bd      	mov	sp, r7
 800d468:	bd80      	pop	{r7, pc}
 800d46a:	bf00      	nop
 800d46c:	2001a028 	.word	0x2001a028

0800d470 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d470:	b580      	push	{r7, lr}
 800d472:	b088      	sub	sp, #32
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
 800d478:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d47a:	f3ef 8311 	mrs	r3, BASEPRI
 800d47e:	f04f 0120 	mov.w	r1, #32
 800d482:	f381 8811 	msr	BASEPRI, r1
 800d486:	617b      	str	r3, [r7, #20]
 800d488:	4816      	ldr	r0, [pc, #88]	; (800d4e4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d48a:	f7ff fdfe 	bl	800d08a <_PreparePacket>
 800d48e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d490:	693b      	ldr	r3, [r7, #16]
 800d492:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	61fb      	str	r3, [r7, #28]
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	61bb      	str	r3, [r7, #24]
 800d49c:	e00b      	b.n	800d4b6 <SEGGER_SYSVIEW_RecordU32+0x46>
 800d49e:	69bb      	ldr	r3, [r7, #24]
 800d4a0:	b2da      	uxtb	r2, r3
 800d4a2:	69fb      	ldr	r3, [r7, #28]
 800d4a4:	1c59      	adds	r1, r3, #1
 800d4a6:	61f9      	str	r1, [r7, #28]
 800d4a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d4ac:	b2d2      	uxtb	r2, r2
 800d4ae:	701a      	strb	r2, [r3, #0]
 800d4b0:	69bb      	ldr	r3, [r7, #24]
 800d4b2:	09db      	lsrs	r3, r3, #7
 800d4b4:	61bb      	str	r3, [r7, #24]
 800d4b6:	69bb      	ldr	r3, [r7, #24]
 800d4b8:	2b7f      	cmp	r3, #127	; 0x7f
 800d4ba:	d8f0      	bhi.n	800d49e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d4bc:	69fb      	ldr	r3, [r7, #28]
 800d4be:	1c5a      	adds	r2, r3, #1
 800d4c0:	61fa      	str	r2, [r7, #28]
 800d4c2:	69ba      	ldr	r2, [r7, #24]
 800d4c4:	b2d2      	uxtb	r2, r2
 800d4c6:	701a      	strb	r2, [r3, #0]
 800d4c8:	69fb      	ldr	r3, [r7, #28]
 800d4ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d4cc:	687a      	ldr	r2, [r7, #4]
 800d4ce:	68f9      	ldr	r1, [r7, #12]
 800d4d0:	6938      	ldr	r0, [r7, #16]
 800d4d2:	f7ff fec9 	bl	800d268 <_SendPacket>
  RECORD_END();
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	f383 8811 	msr	BASEPRI, r3
}
 800d4dc:	bf00      	nop
 800d4de:	3720      	adds	r7, #32
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}
 800d4e4:	2001a028 	.word	0x2001a028

0800d4e8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b08c      	sub	sp, #48	; 0x30
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	60f8      	str	r0, [r7, #12]
 800d4f0:	60b9      	str	r1, [r7, #8]
 800d4f2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d4f4:	f3ef 8311 	mrs	r3, BASEPRI
 800d4f8:	f04f 0120 	mov.w	r1, #32
 800d4fc:	f381 8811 	msr	BASEPRI, r1
 800d500:	61fb      	str	r3, [r7, #28]
 800d502:	4825      	ldr	r0, [pc, #148]	; (800d598 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d504:	f7ff fdc1 	bl	800d08a <_PreparePacket>
 800d508:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d50e:	697b      	ldr	r3, [r7, #20]
 800d510:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	62bb      	str	r3, [r7, #40]	; 0x28
 800d516:	e00b      	b.n	800d530 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d51a:	b2da      	uxtb	r2, r3
 800d51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d51e:	1c59      	adds	r1, r3, #1
 800d520:	62f9      	str	r1, [r7, #44]	; 0x2c
 800d522:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d526:	b2d2      	uxtb	r2, r2
 800d528:	701a      	strb	r2, [r3, #0]
 800d52a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d52c:	09db      	lsrs	r3, r3, #7
 800d52e:	62bb      	str	r3, [r7, #40]	; 0x28
 800d530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d532:	2b7f      	cmp	r3, #127	; 0x7f
 800d534:	d8f0      	bhi.n	800d518 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d538:	1c5a      	adds	r2, r3, #1
 800d53a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d53c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d53e:	b2d2      	uxtb	r2, r2
 800d540:	701a      	strb	r2, [r3, #0]
 800d542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d544:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d546:	697b      	ldr	r3, [r7, #20]
 800d548:	627b      	str	r3, [r7, #36]	; 0x24
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	623b      	str	r3, [r7, #32]
 800d54e:	e00b      	b.n	800d568 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800d550:	6a3b      	ldr	r3, [r7, #32]
 800d552:	b2da      	uxtb	r2, r3
 800d554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d556:	1c59      	adds	r1, r3, #1
 800d558:	6279      	str	r1, [r7, #36]	; 0x24
 800d55a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d55e:	b2d2      	uxtb	r2, r2
 800d560:	701a      	strb	r2, [r3, #0]
 800d562:	6a3b      	ldr	r3, [r7, #32]
 800d564:	09db      	lsrs	r3, r3, #7
 800d566:	623b      	str	r3, [r7, #32]
 800d568:	6a3b      	ldr	r3, [r7, #32]
 800d56a:	2b7f      	cmp	r3, #127	; 0x7f
 800d56c:	d8f0      	bhi.n	800d550 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800d56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d570:	1c5a      	adds	r2, r3, #1
 800d572:	627a      	str	r2, [r7, #36]	; 0x24
 800d574:	6a3a      	ldr	r2, [r7, #32]
 800d576:	b2d2      	uxtb	r2, r2
 800d578:	701a      	strb	r2, [r3, #0]
 800d57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d57c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d57e:	68fa      	ldr	r2, [r7, #12]
 800d580:	6979      	ldr	r1, [r7, #20]
 800d582:	69b8      	ldr	r0, [r7, #24]
 800d584:	f7ff fe70 	bl	800d268 <_SendPacket>
  RECORD_END();
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	f383 8811 	msr	BASEPRI, r3
}
 800d58e:	bf00      	nop
 800d590:	3730      	adds	r7, #48	; 0x30
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}
 800d596:	bf00      	nop
 800d598:	2001a028 	.word	0x2001a028

0800d59c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b08e      	sub	sp, #56	; 0x38
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	60f8      	str	r0, [r7, #12]
 800d5a4:	60b9      	str	r1, [r7, #8]
 800d5a6:	607a      	str	r2, [r7, #4]
 800d5a8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800d5aa:	f3ef 8311 	mrs	r3, BASEPRI
 800d5ae:	f04f 0120 	mov.w	r1, #32
 800d5b2:	f381 8811 	msr	BASEPRI, r1
 800d5b6:	61fb      	str	r3, [r7, #28]
 800d5b8:	4832      	ldr	r0, [pc, #200]	; (800d684 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800d5ba:	f7ff fd66 	bl	800d08a <_PreparePacket>
 800d5be:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d5c0:	69bb      	ldr	r3, [r7, #24]
 800d5c2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d5c4:	697b      	ldr	r3, [r7, #20]
 800d5c6:	637b      	str	r3, [r7, #52]	; 0x34
 800d5c8:	68bb      	ldr	r3, [r7, #8]
 800d5ca:	633b      	str	r3, [r7, #48]	; 0x30
 800d5cc:	e00b      	b.n	800d5e6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800d5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d0:	b2da      	uxtb	r2, r3
 800d5d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5d4:	1c59      	adds	r1, r3, #1
 800d5d6:	6379      	str	r1, [r7, #52]	; 0x34
 800d5d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d5dc:	b2d2      	uxtb	r2, r2
 800d5de:	701a      	strb	r2, [r3, #0]
 800d5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e2:	09db      	lsrs	r3, r3, #7
 800d5e4:	633b      	str	r3, [r7, #48]	; 0x30
 800d5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e8:	2b7f      	cmp	r3, #127	; 0x7f
 800d5ea:	d8f0      	bhi.n	800d5ce <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800d5ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5ee:	1c5a      	adds	r2, r3, #1
 800d5f0:	637a      	str	r2, [r7, #52]	; 0x34
 800d5f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5f4:	b2d2      	uxtb	r2, r2
 800d5f6:	701a      	strb	r2, [r3, #0]
 800d5f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5fa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d5fc:	697b      	ldr	r3, [r7, #20]
 800d5fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	62bb      	str	r3, [r7, #40]	; 0x28
 800d604:	e00b      	b.n	800d61e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800d606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d608:	b2da      	uxtb	r2, r3
 800d60a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d60c:	1c59      	adds	r1, r3, #1
 800d60e:	62f9      	str	r1, [r7, #44]	; 0x2c
 800d610:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d614:	b2d2      	uxtb	r2, r2
 800d616:	701a      	strb	r2, [r3, #0]
 800d618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d61a:	09db      	lsrs	r3, r3, #7
 800d61c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d61e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d620:	2b7f      	cmp	r3, #127	; 0x7f
 800d622:	d8f0      	bhi.n	800d606 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800d624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d626:	1c5a      	adds	r2, r3, #1
 800d628:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d62a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d62c:	b2d2      	uxtb	r2, r2
 800d62e:	701a      	strb	r2, [r3, #0]
 800d630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d632:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800d634:	697b      	ldr	r3, [r7, #20]
 800d636:	627b      	str	r3, [r7, #36]	; 0x24
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	623b      	str	r3, [r7, #32]
 800d63c:	e00b      	b.n	800d656 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800d63e:	6a3b      	ldr	r3, [r7, #32]
 800d640:	b2da      	uxtb	r2, r3
 800d642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d644:	1c59      	adds	r1, r3, #1
 800d646:	6279      	str	r1, [r7, #36]	; 0x24
 800d648:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d64c:	b2d2      	uxtb	r2, r2
 800d64e:	701a      	strb	r2, [r3, #0]
 800d650:	6a3b      	ldr	r3, [r7, #32]
 800d652:	09db      	lsrs	r3, r3, #7
 800d654:	623b      	str	r3, [r7, #32]
 800d656:	6a3b      	ldr	r3, [r7, #32]
 800d658:	2b7f      	cmp	r3, #127	; 0x7f
 800d65a:	d8f0      	bhi.n	800d63e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800d65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d65e:	1c5a      	adds	r2, r3, #1
 800d660:	627a      	str	r2, [r7, #36]	; 0x24
 800d662:	6a3a      	ldr	r2, [r7, #32]
 800d664:	b2d2      	uxtb	r2, r2
 800d666:	701a      	strb	r2, [r3, #0]
 800d668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d66a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d66c:	68fa      	ldr	r2, [r7, #12]
 800d66e:	6979      	ldr	r1, [r7, #20]
 800d670:	69b8      	ldr	r0, [r7, #24]
 800d672:	f7ff fdf9 	bl	800d268 <_SendPacket>
  RECORD_END();
 800d676:	69fb      	ldr	r3, [r7, #28]
 800d678:	f383 8811 	msr	BASEPRI, r3
}
 800d67c:	bf00      	nop
 800d67e:	3738      	adds	r7, #56	; 0x38
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}
 800d684:	2001a028 	.word	0x2001a028

0800d688 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800d688:	b580      	push	{r7, lr}
 800d68a:	b090      	sub	sp, #64	; 0x40
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	60f8      	str	r0, [r7, #12]
 800d690:	60b9      	str	r1, [r7, #8]
 800d692:	607a      	str	r2, [r7, #4]
 800d694:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d696:	f3ef 8311 	mrs	r3, BASEPRI
 800d69a:	f04f 0120 	mov.w	r1, #32
 800d69e:	f381 8811 	msr	BASEPRI, r1
 800d6a2:	61fb      	str	r3, [r7, #28]
 800d6a4:	4840      	ldr	r0, [pc, #256]	; (800d7a8 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800d6a6:	f7ff fcf0 	bl	800d08a <_PreparePacket>
 800d6aa:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800d6b8:	e00b      	b.n	800d6d2 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800d6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6bc:	b2da      	uxtb	r2, r3
 800d6be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6c0:	1c59      	adds	r1, r3, #1
 800d6c2:	63f9      	str	r1, [r7, #60]	; 0x3c
 800d6c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d6c8:	b2d2      	uxtb	r2, r2
 800d6ca:	701a      	strb	r2, [r3, #0]
 800d6cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ce:	09db      	lsrs	r3, r3, #7
 800d6d0:	63bb      	str	r3, [r7, #56]	; 0x38
 800d6d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6d4:	2b7f      	cmp	r3, #127	; 0x7f
 800d6d6:	d8f0      	bhi.n	800d6ba <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800d6d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6da:	1c5a      	adds	r2, r3, #1
 800d6dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 800d6de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d6e0:	b2d2      	uxtb	r2, r2
 800d6e2:	701a      	strb	r2, [r3, #0]
 800d6e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6e6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	637b      	str	r3, [r7, #52]	; 0x34
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	633b      	str	r3, [r7, #48]	; 0x30
 800d6f0:	e00b      	b.n	800d70a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800d6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6f4:	b2da      	uxtb	r2, r3
 800d6f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d6f8:	1c59      	adds	r1, r3, #1
 800d6fa:	6379      	str	r1, [r7, #52]	; 0x34
 800d6fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d700:	b2d2      	uxtb	r2, r2
 800d702:	701a      	strb	r2, [r3, #0]
 800d704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d706:	09db      	lsrs	r3, r3, #7
 800d708:	633b      	str	r3, [r7, #48]	; 0x30
 800d70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d70c:	2b7f      	cmp	r3, #127	; 0x7f
 800d70e:	d8f0      	bhi.n	800d6f2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800d710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d712:	1c5a      	adds	r2, r3, #1
 800d714:	637a      	str	r2, [r7, #52]	; 0x34
 800d716:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d718:	b2d2      	uxtb	r2, r2
 800d71a:	701a      	strb	r2, [r3, #0]
 800d71c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d71e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800d720:	697b      	ldr	r3, [r7, #20]
 800d722:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	62bb      	str	r3, [r7, #40]	; 0x28
 800d728:	e00b      	b.n	800d742 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800d72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d72c:	b2da      	uxtb	r2, r3
 800d72e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d730:	1c59      	adds	r1, r3, #1
 800d732:	62f9      	str	r1, [r7, #44]	; 0x2c
 800d734:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d738:	b2d2      	uxtb	r2, r2
 800d73a:	701a      	strb	r2, [r3, #0]
 800d73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d73e:	09db      	lsrs	r3, r3, #7
 800d740:	62bb      	str	r3, [r7, #40]	; 0x28
 800d742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d744:	2b7f      	cmp	r3, #127	; 0x7f
 800d746:	d8f0      	bhi.n	800d72a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800d748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d74a:	1c5a      	adds	r2, r3, #1
 800d74c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d74e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d750:	b2d2      	uxtb	r2, r2
 800d752:	701a      	strb	r2, [r3, #0]
 800d754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d756:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	627b      	str	r3, [r7, #36]	; 0x24
 800d75c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d75e:	623b      	str	r3, [r7, #32]
 800d760:	e00b      	b.n	800d77a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800d762:	6a3b      	ldr	r3, [r7, #32]
 800d764:	b2da      	uxtb	r2, r3
 800d766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d768:	1c59      	adds	r1, r3, #1
 800d76a:	6279      	str	r1, [r7, #36]	; 0x24
 800d76c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d770:	b2d2      	uxtb	r2, r2
 800d772:	701a      	strb	r2, [r3, #0]
 800d774:	6a3b      	ldr	r3, [r7, #32]
 800d776:	09db      	lsrs	r3, r3, #7
 800d778:	623b      	str	r3, [r7, #32]
 800d77a:	6a3b      	ldr	r3, [r7, #32]
 800d77c:	2b7f      	cmp	r3, #127	; 0x7f
 800d77e:	d8f0      	bhi.n	800d762 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800d780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d782:	1c5a      	adds	r2, r3, #1
 800d784:	627a      	str	r2, [r7, #36]	; 0x24
 800d786:	6a3a      	ldr	r2, [r7, #32]
 800d788:	b2d2      	uxtb	r2, r2
 800d78a:	701a      	strb	r2, [r3, #0]
 800d78c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d78e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d790:	68fa      	ldr	r2, [r7, #12]
 800d792:	6979      	ldr	r1, [r7, #20]
 800d794:	69b8      	ldr	r0, [r7, #24]
 800d796:	f7ff fd67 	bl	800d268 <_SendPacket>
  RECORD_END();
 800d79a:	69fb      	ldr	r3, [r7, #28]
 800d79c:	f383 8811 	msr	BASEPRI, r3
}
 800d7a0:	bf00      	nop
 800d7a2:	3740      	adds	r7, #64	; 0x40
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}
 800d7a8:	2001a028 	.word	0x2001a028

0800d7ac <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b092      	sub	sp, #72	; 0x48
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	60f8      	str	r0, [r7, #12]
 800d7b4:	60b9      	str	r1, [r7, #8]
 800d7b6:	607a      	str	r2, [r7, #4]
 800d7b8:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 800d7ba:	f3ef 8311 	mrs	r3, BASEPRI
 800d7be:	f04f 0120 	mov.w	r1, #32
 800d7c2:	f381 8811 	msr	BASEPRI, r1
 800d7c6:	61fb      	str	r3, [r7, #28]
 800d7c8:	484e      	ldr	r0, [pc, #312]	; (800d904 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 800d7ca:	f7ff fc5e 	bl	800d08a <_PreparePacket>
 800d7ce:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d7d0:	69bb      	ldr	r3, [r7, #24]
 800d7d2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	647b      	str	r3, [r7, #68]	; 0x44
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	643b      	str	r3, [r7, #64]	; 0x40
 800d7dc:	e00b      	b.n	800d7f6 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 800d7de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7e0:	b2da      	uxtb	r2, r3
 800d7e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d7e4:	1c59      	adds	r1, r3, #1
 800d7e6:	6479      	str	r1, [r7, #68]	; 0x44
 800d7e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d7ec:	b2d2      	uxtb	r2, r2
 800d7ee:	701a      	strb	r2, [r3, #0]
 800d7f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7f2:	09db      	lsrs	r3, r3, #7
 800d7f4:	643b      	str	r3, [r7, #64]	; 0x40
 800d7f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7f8:	2b7f      	cmp	r3, #127	; 0x7f
 800d7fa:	d8f0      	bhi.n	800d7de <SEGGER_SYSVIEW_RecordU32x5+0x32>
 800d7fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d7fe:	1c5a      	adds	r2, r3, #1
 800d800:	647a      	str	r2, [r7, #68]	; 0x44
 800d802:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d804:	b2d2      	uxtb	r2, r2
 800d806:	701a      	strb	r2, [r3, #0]
 800d808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d80a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	63bb      	str	r3, [r7, #56]	; 0x38
 800d814:	e00b      	b.n	800d82e <SEGGER_SYSVIEW_RecordU32x5+0x82>
 800d816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d818:	b2da      	uxtb	r2, r3
 800d81a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d81c:	1c59      	adds	r1, r3, #1
 800d81e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800d820:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d824:	b2d2      	uxtb	r2, r2
 800d826:	701a      	strb	r2, [r3, #0]
 800d828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d82a:	09db      	lsrs	r3, r3, #7
 800d82c:	63bb      	str	r3, [r7, #56]	; 0x38
 800d82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d830:	2b7f      	cmp	r3, #127	; 0x7f
 800d832:	d8f0      	bhi.n	800d816 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 800d834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d836:	1c5a      	adds	r2, r3, #1
 800d838:	63fa      	str	r2, [r7, #60]	; 0x3c
 800d83a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d83c:	b2d2      	uxtb	r2, r2
 800d83e:	701a      	strb	r2, [r3, #0]
 800d840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d842:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	637b      	str	r3, [r7, #52]	; 0x34
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	633b      	str	r3, [r7, #48]	; 0x30
 800d84c:	e00b      	b.n	800d866 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 800d84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d850:	b2da      	uxtb	r2, r3
 800d852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d854:	1c59      	adds	r1, r3, #1
 800d856:	6379      	str	r1, [r7, #52]	; 0x34
 800d858:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d85c:	b2d2      	uxtb	r2, r2
 800d85e:	701a      	strb	r2, [r3, #0]
 800d860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d862:	09db      	lsrs	r3, r3, #7
 800d864:	633b      	str	r3, [r7, #48]	; 0x30
 800d866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d868:	2b7f      	cmp	r3, #127	; 0x7f
 800d86a:	d8f0      	bhi.n	800d84e <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 800d86c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d86e:	1c5a      	adds	r2, r3, #1
 800d870:	637a      	str	r2, [r7, #52]	; 0x34
 800d872:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d874:	b2d2      	uxtb	r2, r2
 800d876:	701a      	strb	r2, [r3, #0]
 800d878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d87a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d880:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d882:	62bb      	str	r3, [r7, #40]	; 0x28
 800d884:	e00b      	b.n	800d89e <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 800d886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d888:	b2da      	uxtb	r2, r3
 800d88a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d88c:	1c59      	adds	r1, r3, #1
 800d88e:	62f9      	str	r1, [r7, #44]	; 0x2c
 800d890:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d894:	b2d2      	uxtb	r2, r2
 800d896:	701a      	strb	r2, [r3, #0]
 800d898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d89a:	09db      	lsrs	r3, r3, #7
 800d89c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8a0:	2b7f      	cmp	r3, #127	; 0x7f
 800d8a2:	d8f0      	bhi.n	800d886 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 800d8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8a6:	1c5a      	adds	r2, r3, #1
 800d8a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d8aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8ac:	b2d2      	uxtb	r2, r2
 800d8ae:	701a      	strb	r2, [r3, #0]
 800d8b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8b2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	627b      	str	r3, [r7, #36]	; 0x24
 800d8b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d8ba:	623b      	str	r3, [r7, #32]
 800d8bc:	e00b      	b.n	800d8d6 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 800d8be:	6a3b      	ldr	r3, [r7, #32]
 800d8c0:	b2da      	uxtb	r2, r3
 800d8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8c4:	1c59      	adds	r1, r3, #1
 800d8c6:	6279      	str	r1, [r7, #36]	; 0x24
 800d8c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d8cc:	b2d2      	uxtb	r2, r2
 800d8ce:	701a      	strb	r2, [r3, #0]
 800d8d0:	6a3b      	ldr	r3, [r7, #32]
 800d8d2:	09db      	lsrs	r3, r3, #7
 800d8d4:	623b      	str	r3, [r7, #32]
 800d8d6:	6a3b      	ldr	r3, [r7, #32]
 800d8d8:	2b7f      	cmp	r3, #127	; 0x7f
 800d8da:	d8f0      	bhi.n	800d8be <SEGGER_SYSVIEW_RecordU32x5+0x112>
 800d8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8de:	1c5a      	adds	r2, r3, #1
 800d8e0:	627a      	str	r2, [r7, #36]	; 0x24
 800d8e2:	6a3a      	ldr	r2, [r7, #32]
 800d8e4:	b2d2      	uxtb	r2, r2
 800d8e6:	701a      	strb	r2, [r3, #0]
 800d8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8ea:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d8ec:	68fa      	ldr	r2, [r7, #12]
 800d8ee:	6979      	ldr	r1, [r7, #20]
 800d8f0:	69b8      	ldr	r0, [r7, #24]
 800d8f2:	f7ff fcb9 	bl	800d268 <_SendPacket>
  RECORD_END();
 800d8f6:	69fb      	ldr	r3, [r7, #28]
 800d8f8:	f383 8811 	msr	BASEPRI, r3
}
 800d8fc:	bf00      	nop
 800d8fe:	3748      	adds	r7, #72	; 0x48
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}
 800d904:	2001a028 	.word	0x2001a028

0800d908 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800d908:	b580      	push	{r7, lr}
 800d90a:	b08c      	sub	sp, #48	; 0x30
 800d90c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800d90e:	4b58      	ldr	r3, [pc, #352]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800d910:	2201      	movs	r2, #1
 800d912:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800d914:	f3ef 8311 	mrs	r3, BASEPRI
 800d918:	f04f 0120 	mov.w	r1, #32
 800d91c:	f381 8811 	msr	BASEPRI, r1
 800d920:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800d922:	4b53      	ldr	r3, [pc, #332]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800d924:	785b      	ldrb	r3, [r3, #1]
 800d926:	220a      	movs	r2, #10
 800d928:	4952      	ldr	r1, [pc, #328]	; (800da74 <SEGGER_SYSVIEW_Start+0x16c>)
 800d92a:	4618      	mov	r0, r3
 800d92c:	f7f2 fc70 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800d936:	200a      	movs	r0, #10
 800d938:	f7ff fd7c 	bl	800d434 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d93c:	f3ef 8311 	mrs	r3, BASEPRI
 800d940:	f04f 0120 	mov.w	r1, #32
 800d944:	f381 8811 	msr	BASEPRI, r1
 800d948:	60bb      	str	r3, [r7, #8]
 800d94a:	484b      	ldr	r0, [pc, #300]	; (800da78 <SEGGER_SYSVIEW_Start+0x170>)
 800d94c:	f7ff fb9d 	bl	800d08a <_PreparePacket>
 800d950:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d95a:	4b45      	ldr	r3, [pc, #276]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800d95c:	685b      	ldr	r3, [r3, #4]
 800d95e:	62bb      	str	r3, [r7, #40]	; 0x28
 800d960:	e00b      	b.n	800d97a <SEGGER_SYSVIEW_Start+0x72>
 800d962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d964:	b2da      	uxtb	r2, r3
 800d966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d968:	1c59      	adds	r1, r3, #1
 800d96a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800d96c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d970:	b2d2      	uxtb	r2, r2
 800d972:	701a      	strb	r2, [r3, #0]
 800d974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d976:	09db      	lsrs	r3, r3, #7
 800d978:	62bb      	str	r3, [r7, #40]	; 0x28
 800d97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d97c:	2b7f      	cmp	r3, #127	; 0x7f
 800d97e:	d8f0      	bhi.n	800d962 <SEGGER_SYSVIEW_Start+0x5a>
 800d980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d982:	1c5a      	adds	r2, r3, #1
 800d984:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d986:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d988:	b2d2      	uxtb	r2, r2
 800d98a:	701a      	strb	r2, [r3, #0]
 800d98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d98e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	627b      	str	r3, [r7, #36]	; 0x24
 800d994:	4b36      	ldr	r3, [pc, #216]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800d996:	689b      	ldr	r3, [r3, #8]
 800d998:	623b      	str	r3, [r7, #32]
 800d99a:	e00b      	b.n	800d9b4 <SEGGER_SYSVIEW_Start+0xac>
 800d99c:	6a3b      	ldr	r3, [r7, #32]
 800d99e:	b2da      	uxtb	r2, r3
 800d9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9a2:	1c59      	adds	r1, r3, #1
 800d9a4:	6279      	str	r1, [r7, #36]	; 0x24
 800d9a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d9aa:	b2d2      	uxtb	r2, r2
 800d9ac:	701a      	strb	r2, [r3, #0]
 800d9ae:	6a3b      	ldr	r3, [r7, #32]
 800d9b0:	09db      	lsrs	r3, r3, #7
 800d9b2:	623b      	str	r3, [r7, #32]
 800d9b4:	6a3b      	ldr	r3, [r7, #32]
 800d9b6:	2b7f      	cmp	r3, #127	; 0x7f
 800d9b8:	d8f0      	bhi.n	800d99c <SEGGER_SYSVIEW_Start+0x94>
 800d9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9bc:	1c5a      	adds	r2, r3, #1
 800d9be:	627a      	str	r2, [r7, #36]	; 0x24
 800d9c0:	6a3a      	ldr	r2, [r7, #32]
 800d9c2:	b2d2      	uxtb	r2, r2
 800d9c4:	701a      	strb	r2, [r3, #0]
 800d9c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9c8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	61fb      	str	r3, [r7, #28]
 800d9ce:	4b28      	ldr	r3, [pc, #160]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800d9d0:	691b      	ldr	r3, [r3, #16]
 800d9d2:	61bb      	str	r3, [r7, #24]
 800d9d4:	e00b      	b.n	800d9ee <SEGGER_SYSVIEW_Start+0xe6>
 800d9d6:	69bb      	ldr	r3, [r7, #24]
 800d9d8:	b2da      	uxtb	r2, r3
 800d9da:	69fb      	ldr	r3, [r7, #28]
 800d9dc:	1c59      	adds	r1, r3, #1
 800d9de:	61f9      	str	r1, [r7, #28]
 800d9e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d9e4:	b2d2      	uxtb	r2, r2
 800d9e6:	701a      	strb	r2, [r3, #0]
 800d9e8:	69bb      	ldr	r3, [r7, #24]
 800d9ea:	09db      	lsrs	r3, r3, #7
 800d9ec:	61bb      	str	r3, [r7, #24]
 800d9ee:	69bb      	ldr	r3, [r7, #24]
 800d9f0:	2b7f      	cmp	r3, #127	; 0x7f
 800d9f2:	d8f0      	bhi.n	800d9d6 <SEGGER_SYSVIEW_Start+0xce>
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	1c5a      	adds	r2, r3, #1
 800d9f8:	61fa      	str	r2, [r7, #28]
 800d9fa:	69ba      	ldr	r2, [r7, #24]
 800d9fc:	b2d2      	uxtb	r2, r2
 800d9fe:	701a      	strb	r2, [r3, #0]
 800da00:	69fb      	ldr	r3, [r7, #28]
 800da02:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	617b      	str	r3, [r7, #20]
 800da08:	2300      	movs	r3, #0
 800da0a:	613b      	str	r3, [r7, #16]
 800da0c:	e00b      	b.n	800da26 <SEGGER_SYSVIEW_Start+0x11e>
 800da0e:	693b      	ldr	r3, [r7, #16]
 800da10:	b2da      	uxtb	r2, r3
 800da12:	697b      	ldr	r3, [r7, #20]
 800da14:	1c59      	adds	r1, r3, #1
 800da16:	6179      	str	r1, [r7, #20]
 800da18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800da1c:	b2d2      	uxtb	r2, r2
 800da1e:	701a      	strb	r2, [r3, #0]
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	09db      	lsrs	r3, r3, #7
 800da24:	613b      	str	r3, [r7, #16]
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	2b7f      	cmp	r3, #127	; 0x7f
 800da2a:	d8f0      	bhi.n	800da0e <SEGGER_SYSVIEW_Start+0x106>
 800da2c:	697b      	ldr	r3, [r7, #20]
 800da2e:	1c5a      	adds	r2, r3, #1
 800da30:	617a      	str	r2, [r7, #20]
 800da32:	693a      	ldr	r2, [r7, #16]
 800da34:	b2d2      	uxtb	r2, r2
 800da36:	701a      	strb	r2, [r3, #0]
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800da3c:	2218      	movs	r2, #24
 800da3e:	6839      	ldr	r1, [r7, #0]
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f7ff fc11 	bl	800d268 <_SendPacket>
      RECORD_END();
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800da4c:	4b08      	ldr	r3, [pc, #32]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800da4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da50:	2b00      	cmp	r3, #0
 800da52:	d002      	beq.n	800da5a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800da54:	4b06      	ldr	r3, [pc, #24]	; (800da70 <SEGGER_SYSVIEW_Start+0x168>)
 800da56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da58:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800da5a:	f000 f9c7 	bl	800ddec <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800da5e:	f000 f9b1 	bl	800ddc4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800da62:	f000 fc5f 	bl	800e324 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800da66:	bf00      	nop
 800da68:	3730      	adds	r7, #48	; 0x30
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	20019ff8 	.word	0x20019ff8
 800da74:	08012458 	.word	0x08012458
 800da78:	2001a028 	.word	0x2001a028

0800da7c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b082      	sub	sp, #8
 800da80:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800da82:	f3ef 8311 	mrs	r3, BASEPRI
 800da86:	f04f 0120 	mov.w	r1, #32
 800da8a:	f381 8811 	msr	BASEPRI, r1
 800da8e:	607b      	str	r3, [r7, #4]
 800da90:	480b      	ldr	r0, [pc, #44]	; (800dac0 <SEGGER_SYSVIEW_Stop+0x44>)
 800da92:	f7ff fafa 	bl	800d08a <_PreparePacket>
 800da96:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800da98:	4b0a      	ldr	r3, [pc, #40]	; (800dac4 <SEGGER_SYSVIEW_Stop+0x48>)
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d007      	beq.n	800dab0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800daa0:	220b      	movs	r2, #11
 800daa2:	6839      	ldr	r1, [r7, #0]
 800daa4:	6838      	ldr	r0, [r7, #0]
 800daa6:	f7ff fbdf 	bl	800d268 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800daaa:	4b06      	ldr	r3, [pc, #24]	; (800dac4 <SEGGER_SYSVIEW_Stop+0x48>)
 800daac:	2200      	movs	r2, #0
 800daae:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	f383 8811 	msr	BASEPRI, r3
}
 800dab6:	bf00      	nop
 800dab8:	3708      	adds	r7, #8
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	2001a028 	.word	0x2001a028
 800dac4:	20019ff8 	.word	0x20019ff8

0800dac8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800dac8:	b580      	push	{r7, lr}
 800daca:	b08c      	sub	sp, #48	; 0x30
 800dacc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800dace:	f3ef 8311 	mrs	r3, BASEPRI
 800dad2:	f04f 0120 	mov.w	r1, #32
 800dad6:	f381 8811 	msr	BASEPRI, r1
 800dada:	60fb      	str	r3, [r7, #12]
 800dadc:	4845      	ldr	r0, [pc, #276]	; (800dbf4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800dade:	f7ff fad4 	bl	800d08a <_PreparePacket>
 800dae2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800daec:	4b42      	ldr	r3, [pc, #264]	; (800dbf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	62bb      	str	r3, [r7, #40]	; 0x28
 800daf2:	e00b      	b.n	800db0c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800daf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daf6:	b2da      	uxtb	r2, r3
 800daf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dafa:	1c59      	adds	r1, r3, #1
 800dafc:	62f9      	str	r1, [r7, #44]	; 0x2c
 800dafe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800db02:	b2d2      	uxtb	r2, r2
 800db04:	701a      	strb	r2, [r3, #0]
 800db06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db08:	09db      	lsrs	r3, r3, #7
 800db0a:	62bb      	str	r3, [r7, #40]	; 0x28
 800db0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db0e:	2b7f      	cmp	r3, #127	; 0x7f
 800db10:	d8f0      	bhi.n	800daf4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800db12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db14:	1c5a      	adds	r2, r3, #1
 800db16:	62fa      	str	r2, [r7, #44]	; 0x2c
 800db18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db1a:	b2d2      	uxtb	r2, r2
 800db1c:	701a      	strb	r2, [r3, #0]
 800db1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db20:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	627b      	str	r3, [r7, #36]	; 0x24
 800db26:	4b34      	ldr	r3, [pc, #208]	; (800dbf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800db28:	689b      	ldr	r3, [r3, #8]
 800db2a:	623b      	str	r3, [r7, #32]
 800db2c:	e00b      	b.n	800db46 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800db2e:	6a3b      	ldr	r3, [r7, #32]
 800db30:	b2da      	uxtb	r2, r3
 800db32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db34:	1c59      	adds	r1, r3, #1
 800db36:	6279      	str	r1, [r7, #36]	; 0x24
 800db38:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800db3c:	b2d2      	uxtb	r2, r2
 800db3e:	701a      	strb	r2, [r3, #0]
 800db40:	6a3b      	ldr	r3, [r7, #32]
 800db42:	09db      	lsrs	r3, r3, #7
 800db44:	623b      	str	r3, [r7, #32]
 800db46:	6a3b      	ldr	r3, [r7, #32]
 800db48:	2b7f      	cmp	r3, #127	; 0x7f
 800db4a:	d8f0      	bhi.n	800db2e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800db4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db4e:	1c5a      	adds	r2, r3, #1
 800db50:	627a      	str	r2, [r7, #36]	; 0x24
 800db52:	6a3a      	ldr	r2, [r7, #32]
 800db54:	b2d2      	uxtb	r2, r2
 800db56:	701a      	strb	r2, [r3, #0]
 800db58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db5a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	61fb      	str	r3, [r7, #28]
 800db60:	4b25      	ldr	r3, [pc, #148]	; (800dbf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800db62:	691b      	ldr	r3, [r3, #16]
 800db64:	61bb      	str	r3, [r7, #24]
 800db66:	e00b      	b.n	800db80 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800db68:	69bb      	ldr	r3, [r7, #24]
 800db6a:	b2da      	uxtb	r2, r3
 800db6c:	69fb      	ldr	r3, [r7, #28]
 800db6e:	1c59      	adds	r1, r3, #1
 800db70:	61f9      	str	r1, [r7, #28]
 800db72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800db76:	b2d2      	uxtb	r2, r2
 800db78:	701a      	strb	r2, [r3, #0]
 800db7a:	69bb      	ldr	r3, [r7, #24]
 800db7c:	09db      	lsrs	r3, r3, #7
 800db7e:	61bb      	str	r3, [r7, #24]
 800db80:	69bb      	ldr	r3, [r7, #24]
 800db82:	2b7f      	cmp	r3, #127	; 0x7f
 800db84:	d8f0      	bhi.n	800db68 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800db86:	69fb      	ldr	r3, [r7, #28]
 800db88:	1c5a      	adds	r2, r3, #1
 800db8a:	61fa      	str	r2, [r7, #28]
 800db8c:	69ba      	ldr	r2, [r7, #24]
 800db8e:	b2d2      	uxtb	r2, r2
 800db90:	701a      	strb	r2, [r3, #0]
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	617b      	str	r3, [r7, #20]
 800db9a:	2300      	movs	r3, #0
 800db9c:	613b      	str	r3, [r7, #16]
 800db9e:	e00b      	b.n	800dbb8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800dba0:	693b      	ldr	r3, [r7, #16]
 800dba2:	b2da      	uxtb	r2, r3
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	1c59      	adds	r1, r3, #1
 800dba8:	6179      	str	r1, [r7, #20]
 800dbaa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dbae:	b2d2      	uxtb	r2, r2
 800dbb0:	701a      	strb	r2, [r3, #0]
 800dbb2:	693b      	ldr	r3, [r7, #16]
 800dbb4:	09db      	lsrs	r3, r3, #7
 800dbb6:	613b      	str	r3, [r7, #16]
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	2b7f      	cmp	r3, #127	; 0x7f
 800dbbc:	d8f0      	bhi.n	800dba0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800dbbe:	697b      	ldr	r3, [r7, #20]
 800dbc0:	1c5a      	adds	r2, r3, #1
 800dbc2:	617a      	str	r2, [r7, #20]
 800dbc4:	693a      	ldr	r2, [r7, #16]
 800dbc6:	b2d2      	uxtb	r2, r2
 800dbc8:	701a      	strb	r2, [r3, #0]
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800dbce:	2218      	movs	r2, #24
 800dbd0:	6879      	ldr	r1, [r7, #4]
 800dbd2:	68b8      	ldr	r0, [r7, #8]
 800dbd4:	f7ff fb48 	bl	800d268 <_SendPacket>
  RECORD_END();
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800dbde:	4b06      	ldr	r3, [pc, #24]	; (800dbf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dbe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d002      	beq.n	800dbec <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800dbe6:	4b04      	ldr	r3, [pc, #16]	; (800dbf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dbe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbea:	4798      	blx	r3
  }
}
 800dbec:	bf00      	nop
 800dbee:	3730      	adds	r7, #48	; 0x30
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}
 800dbf4:	2001a028 	.word	0x2001a028
 800dbf8:	20019ff8 	.word	0x20019ff8

0800dbfc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b092      	sub	sp, #72	; 0x48
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800dc04:	f3ef 8311 	mrs	r3, BASEPRI
 800dc08:	f04f 0120 	mov.w	r1, #32
 800dc0c:	f381 8811 	msr	BASEPRI, r1
 800dc10:	617b      	str	r3, [r7, #20]
 800dc12:	486a      	ldr	r0, [pc, #424]	; (800ddbc <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800dc14:	f7ff fa39 	bl	800d08a <_PreparePacket>
 800dc18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dc1a:	693b      	ldr	r3, [r7, #16]
 800dc1c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	647b      	str	r3, [r7, #68]	; 0x44
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681a      	ldr	r2, [r3, #0]
 800dc26:	4b66      	ldr	r3, [pc, #408]	; (800ddc0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800dc28:	691b      	ldr	r3, [r3, #16]
 800dc2a:	1ad3      	subs	r3, r2, r3
 800dc2c:	643b      	str	r3, [r7, #64]	; 0x40
 800dc2e:	e00b      	b.n	800dc48 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800dc30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc32:	b2da      	uxtb	r2, r3
 800dc34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc36:	1c59      	adds	r1, r3, #1
 800dc38:	6479      	str	r1, [r7, #68]	; 0x44
 800dc3a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dc3e:	b2d2      	uxtb	r2, r2
 800dc40:	701a      	strb	r2, [r3, #0]
 800dc42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc44:	09db      	lsrs	r3, r3, #7
 800dc46:	643b      	str	r3, [r7, #64]	; 0x40
 800dc48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc4a:	2b7f      	cmp	r3, #127	; 0x7f
 800dc4c:	d8f0      	bhi.n	800dc30 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800dc4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc50:	1c5a      	adds	r2, r3, #1
 800dc52:	647a      	str	r2, [r7, #68]	; 0x44
 800dc54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dc56:	b2d2      	uxtb	r2, r2
 800dc58:	701a      	strb	r2, [r3, #0]
 800dc5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc5c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	689b      	ldr	r3, [r3, #8]
 800dc66:	63bb      	str	r3, [r7, #56]	; 0x38
 800dc68:	e00b      	b.n	800dc82 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800dc6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc6c:	b2da      	uxtb	r2, r3
 800dc6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc70:	1c59      	adds	r1, r3, #1
 800dc72:	63f9      	str	r1, [r7, #60]	; 0x3c
 800dc74:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dc78:	b2d2      	uxtb	r2, r2
 800dc7a:	701a      	strb	r2, [r3, #0]
 800dc7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc7e:	09db      	lsrs	r3, r3, #7
 800dc80:	63bb      	str	r3, [r7, #56]	; 0x38
 800dc82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc84:	2b7f      	cmp	r3, #127	; 0x7f
 800dc86:	d8f0      	bhi.n	800dc6a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800dc88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc8a:	1c5a      	adds	r2, r3, #1
 800dc8c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800dc8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc90:	b2d2      	uxtb	r2, r2
 800dc92:	701a      	strb	r2, [r3, #0]
 800dc94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc96:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	685b      	ldr	r3, [r3, #4]
 800dc9c:	2220      	movs	r2, #32
 800dc9e:	4619      	mov	r1, r3
 800dca0:	68f8      	ldr	r0, [r7, #12]
 800dca2:	f7ff f9a5 	bl	800cff0 <_EncodeStr>
 800dca6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800dca8:	2209      	movs	r2, #9
 800dcaa:	68f9      	ldr	r1, [r7, #12]
 800dcac:	6938      	ldr	r0, [r7, #16]
 800dcae:	f7ff fadb 	bl	800d268 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	637b      	str	r3, [r7, #52]	; 0x34
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681a      	ldr	r2, [r3, #0]
 800dcbe:	4b40      	ldr	r3, [pc, #256]	; (800ddc0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800dcc0:	691b      	ldr	r3, [r3, #16]
 800dcc2:	1ad3      	subs	r3, r2, r3
 800dcc4:	633b      	str	r3, [r7, #48]	; 0x30
 800dcc6:	e00b      	b.n	800dce0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800dcc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcca:	b2da      	uxtb	r2, r3
 800dccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dcce:	1c59      	adds	r1, r3, #1
 800dcd0:	6379      	str	r1, [r7, #52]	; 0x34
 800dcd2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dcd6:	b2d2      	uxtb	r2, r2
 800dcd8:	701a      	strb	r2, [r3, #0]
 800dcda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcdc:	09db      	lsrs	r3, r3, #7
 800dcde:	633b      	str	r3, [r7, #48]	; 0x30
 800dce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dce2:	2b7f      	cmp	r3, #127	; 0x7f
 800dce4:	d8f0      	bhi.n	800dcc8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800dce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dce8:	1c5a      	adds	r2, r3, #1
 800dcea:	637a      	str	r2, [r7, #52]	; 0x34
 800dcec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dcee:	b2d2      	uxtb	r2, r2
 800dcf0:	701a      	strb	r2, [r3, #0]
 800dcf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dcf4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	68db      	ldr	r3, [r3, #12]
 800dcfe:	62bb      	str	r3, [r7, #40]	; 0x28
 800dd00:	e00b      	b.n	800dd1a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800dd02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd04:	b2da      	uxtb	r2, r3
 800dd06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd08:	1c59      	adds	r1, r3, #1
 800dd0a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800dd0c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dd10:	b2d2      	uxtb	r2, r2
 800dd12:	701a      	strb	r2, [r3, #0]
 800dd14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd16:	09db      	lsrs	r3, r3, #7
 800dd18:	62bb      	str	r3, [r7, #40]	; 0x28
 800dd1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd1c:	2b7f      	cmp	r3, #127	; 0x7f
 800dd1e:	d8f0      	bhi.n	800dd02 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800dd20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd22:	1c5a      	adds	r2, r3, #1
 800dd24:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dd26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd28:	b2d2      	uxtb	r2, r2
 800dd2a:	701a      	strb	r2, [r3, #0]
 800dd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd2e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	627b      	str	r3, [r7, #36]	; 0x24
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	691b      	ldr	r3, [r3, #16]
 800dd38:	623b      	str	r3, [r7, #32]
 800dd3a:	e00b      	b.n	800dd54 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800dd3c:	6a3b      	ldr	r3, [r7, #32]
 800dd3e:	b2da      	uxtb	r2, r3
 800dd40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd42:	1c59      	adds	r1, r3, #1
 800dd44:	6279      	str	r1, [r7, #36]	; 0x24
 800dd46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dd4a:	b2d2      	uxtb	r2, r2
 800dd4c:	701a      	strb	r2, [r3, #0]
 800dd4e:	6a3b      	ldr	r3, [r7, #32]
 800dd50:	09db      	lsrs	r3, r3, #7
 800dd52:	623b      	str	r3, [r7, #32]
 800dd54:	6a3b      	ldr	r3, [r7, #32]
 800dd56:	2b7f      	cmp	r3, #127	; 0x7f
 800dd58:	d8f0      	bhi.n	800dd3c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800dd5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd5c:	1c5a      	adds	r2, r3, #1
 800dd5e:	627a      	str	r2, [r7, #36]	; 0x24
 800dd60:	6a3a      	ldr	r2, [r7, #32]
 800dd62:	b2d2      	uxtb	r2, r2
 800dd64:	701a      	strb	r2, [r3, #0]
 800dd66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd68:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	61fb      	str	r3, [r7, #28]
 800dd6e:	2300      	movs	r3, #0
 800dd70:	61bb      	str	r3, [r7, #24]
 800dd72:	e00b      	b.n	800dd8c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800dd74:	69bb      	ldr	r3, [r7, #24]
 800dd76:	b2da      	uxtb	r2, r3
 800dd78:	69fb      	ldr	r3, [r7, #28]
 800dd7a:	1c59      	adds	r1, r3, #1
 800dd7c:	61f9      	str	r1, [r7, #28]
 800dd7e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dd82:	b2d2      	uxtb	r2, r2
 800dd84:	701a      	strb	r2, [r3, #0]
 800dd86:	69bb      	ldr	r3, [r7, #24]
 800dd88:	09db      	lsrs	r3, r3, #7
 800dd8a:	61bb      	str	r3, [r7, #24]
 800dd8c:	69bb      	ldr	r3, [r7, #24]
 800dd8e:	2b7f      	cmp	r3, #127	; 0x7f
 800dd90:	d8f0      	bhi.n	800dd74 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800dd92:	69fb      	ldr	r3, [r7, #28]
 800dd94:	1c5a      	adds	r2, r3, #1
 800dd96:	61fa      	str	r2, [r7, #28]
 800dd98:	69ba      	ldr	r2, [r7, #24]
 800dd9a:	b2d2      	uxtb	r2, r2
 800dd9c:	701a      	strb	r2, [r3, #0]
 800dd9e:	69fb      	ldr	r3, [r7, #28]
 800dda0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800dda2:	2215      	movs	r2, #21
 800dda4:	68f9      	ldr	r1, [r7, #12]
 800dda6:	6938      	ldr	r0, [r7, #16]
 800dda8:	f7ff fa5e 	bl	800d268 <_SendPacket>
  RECORD_END();
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	f383 8811 	msr	BASEPRI, r3
}
 800ddb2:	bf00      	nop
 800ddb4:	3748      	adds	r7, #72	; 0x48
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop
 800ddbc:	2001a028 	.word	0x2001a028
 800ddc0:	20019ff8 	.word	0x20019ff8

0800ddc4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800ddc8:	4b07      	ldr	r3, [pc, #28]	; (800dde8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ddca:	6a1b      	ldr	r3, [r3, #32]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d008      	beq.n	800dde2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800ddd0:	4b05      	ldr	r3, [pc, #20]	; (800dde8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ddd2:	6a1b      	ldr	r3, [r3, #32]
 800ddd4:	685b      	ldr	r3, [r3, #4]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d003      	beq.n	800dde2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800ddda:	4b03      	ldr	r3, [pc, #12]	; (800dde8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800dddc:	6a1b      	ldr	r3, [r3, #32]
 800ddde:	685b      	ldr	r3, [r3, #4]
 800dde0:	4798      	blx	r3
  }
}
 800dde2:	bf00      	nop
 800dde4:	bd80      	pop	{r7, pc}
 800dde6:	bf00      	nop
 800dde8:	20019ff8 	.word	0x20019ff8

0800ddec <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800ddec:	b590      	push	{r4, r7, lr}
 800ddee:	b083      	sub	sp, #12
 800ddf0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800ddf2:	4b15      	ldr	r3, [pc, #84]	; (800de48 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ddf4:	6a1b      	ldr	r3, [r3, #32]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d01a      	beq.n	800de30 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800ddfa:	4b13      	ldr	r3, [pc, #76]	; (800de48 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ddfc:	6a1b      	ldr	r3, [r3, #32]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d015      	beq.n	800de30 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800de04:	4b10      	ldr	r3, [pc, #64]	; (800de48 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800de06:	6a1b      	ldr	r3, [r3, #32]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	4798      	blx	r3
 800de0c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800de10:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800de12:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de16:	f04f 0200 	mov.w	r2, #0
 800de1a:	f04f 0300 	mov.w	r3, #0
 800de1e:	000a      	movs	r2, r1
 800de20:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800de22:	4613      	mov	r3, r2
 800de24:	461a      	mov	r2, r3
 800de26:	4621      	mov	r1, r4
 800de28:	200d      	movs	r0, #13
 800de2a:	f7ff fb5d 	bl	800d4e8 <SEGGER_SYSVIEW_RecordU32x2>
 800de2e:	e006      	b.n	800de3e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800de30:	4b06      	ldr	r3, [pc, #24]	; (800de4c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	4619      	mov	r1, r3
 800de36:	200c      	movs	r0, #12
 800de38:	f7ff fb1a 	bl	800d470 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800de3c:	bf00      	nop
 800de3e:	bf00      	nop
 800de40:	370c      	adds	r7, #12
 800de42:	46bd      	mov	sp, r7
 800de44:	bd90      	pop	{r4, r7, pc}
 800de46:	bf00      	nop
 800de48:	20019ff8 	.word	0x20019ff8
 800de4c:	e0001004 	.word	0xe0001004

0800de50 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800de50:	b580      	push	{r7, lr}
 800de52:	b086      	sub	sp, #24
 800de54:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800de56:	f3ef 8311 	mrs	r3, BASEPRI
 800de5a:	f04f 0120 	mov.w	r1, #32
 800de5e:	f381 8811 	msr	BASEPRI, r1
 800de62:	60fb      	str	r3, [r7, #12]
 800de64:	4819      	ldr	r0, [pc, #100]	; (800decc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800de66:	f7ff f910 	bl	800d08a <_PreparePacket>
 800de6a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800de70:	4b17      	ldr	r3, [pc, #92]	; (800ded0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de78:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	617b      	str	r3, [r7, #20]
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	613b      	str	r3, [r7, #16]
 800de82:	e00b      	b.n	800de9c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	b2da      	uxtb	r2, r3
 800de88:	697b      	ldr	r3, [r7, #20]
 800de8a:	1c59      	adds	r1, r3, #1
 800de8c:	6179      	str	r1, [r7, #20]
 800de8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800de92:	b2d2      	uxtb	r2, r2
 800de94:	701a      	strb	r2, [r3, #0]
 800de96:	693b      	ldr	r3, [r7, #16]
 800de98:	09db      	lsrs	r3, r3, #7
 800de9a:	613b      	str	r3, [r7, #16]
 800de9c:	693b      	ldr	r3, [r7, #16]
 800de9e:	2b7f      	cmp	r3, #127	; 0x7f
 800dea0:	d8f0      	bhi.n	800de84 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	1c5a      	adds	r2, r3, #1
 800dea6:	617a      	str	r2, [r7, #20]
 800dea8:	693a      	ldr	r2, [r7, #16]
 800deaa:	b2d2      	uxtb	r2, r2
 800deac:	701a      	strb	r2, [r3, #0]
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800deb2:	2202      	movs	r2, #2
 800deb4:	6879      	ldr	r1, [r7, #4]
 800deb6:	68b8      	ldr	r0, [r7, #8]
 800deb8:	f7ff f9d6 	bl	800d268 <_SendPacket>
  RECORD_END();
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f383 8811 	msr	BASEPRI, r3
}
 800dec2:	bf00      	nop
 800dec4:	3718      	adds	r7, #24
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	2001a028 	.word	0x2001a028
 800ded0:	e000ed04 	.word	0xe000ed04

0800ded4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b082      	sub	sp, #8
 800ded8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800deda:	f3ef 8311 	mrs	r3, BASEPRI
 800dede:	f04f 0120 	mov.w	r1, #32
 800dee2:	f381 8811 	msr	BASEPRI, r1
 800dee6:	607b      	str	r3, [r7, #4]
 800dee8:	4807      	ldr	r0, [pc, #28]	; (800df08 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800deea:	f7ff f8ce 	bl	800d08a <_PreparePacket>
 800deee:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800def0:	2203      	movs	r2, #3
 800def2:	6839      	ldr	r1, [r7, #0]
 800def4:	6838      	ldr	r0, [r7, #0]
 800def6:	f7ff f9b7 	bl	800d268 <_SendPacket>
  RECORD_END();
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f383 8811 	msr	BASEPRI, r3
}
 800df00:	bf00      	nop
 800df02:	3708      	adds	r7, #8
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}
 800df08:	2001a028 	.word	0x2001a028

0800df0c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b082      	sub	sp, #8
 800df10:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800df12:	f3ef 8311 	mrs	r3, BASEPRI
 800df16:	f04f 0120 	mov.w	r1, #32
 800df1a:	f381 8811 	msr	BASEPRI, r1
 800df1e:	607b      	str	r3, [r7, #4]
 800df20:	4807      	ldr	r0, [pc, #28]	; (800df40 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800df22:	f7ff f8b2 	bl	800d08a <_PreparePacket>
 800df26:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800df28:	2212      	movs	r2, #18
 800df2a:	6839      	ldr	r1, [r7, #0]
 800df2c:	6838      	ldr	r0, [r7, #0]
 800df2e:	f7ff f99b 	bl	800d268 <_SendPacket>
  RECORD_END();
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f383 8811 	msr	BASEPRI, r3
}
 800df38:	bf00      	nop
 800df3a:	3708      	adds	r7, #8
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	2001a028 	.word	0x2001a028

0800df44 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800df44:	b580      	push	{r7, lr}
 800df46:	b082      	sub	sp, #8
 800df48:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800df4a:	f3ef 8311 	mrs	r3, BASEPRI
 800df4e:	f04f 0120 	mov.w	r1, #32
 800df52:	f381 8811 	msr	BASEPRI, r1
 800df56:	607b      	str	r3, [r7, #4]
 800df58:	4807      	ldr	r0, [pc, #28]	; (800df78 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800df5a:	f7ff f896 	bl	800d08a <_PreparePacket>
 800df5e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800df60:	2211      	movs	r2, #17
 800df62:	6839      	ldr	r1, [r7, #0]
 800df64:	6838      	ldr	r0, [r7, #0]
 800df66:	f7ff f97f 	bl	800d268 <_SendPacket>
  RECORD_END();
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f383 8811 	msr	BASEPRI, r3
}
 800df70:	bf00      	nop
 800df72:	3708      	adds	r7, #8
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}
 800df78:	2001a028 	.word	0x2001a028

0800df7c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b088      	sub	sp, #32
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800df84:	f3ef 8311 	mrs	r3, BASEPRI
 800df88:	f04f 0120 	mov.w	r1, #32
 800df8c:	f381 8811 	msr	BASEPRI, r1
 800df90:	617b      	str	r3, [r7, #20]
 800df92:	4819      	ldr	r0, [pc, #100]	; (800dff8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800df94:	f7ff f879 	bl	800d08a <_PreparePacket>
 800df98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800df9e:	4b17      	ldr	r3, [pc, #92]	; (800dffc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800dfa0:	691b      	ldr	r3, [r3, #16]
 800dfa2:	687a      	ldr	r2, [r7, #4]
 800dfa4:	1ad3      	subs	r3, r2, r3
 800dfa6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	61fb      	str	r3, [r7, #28]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	61bb      	str	r3, [r7, #24]
 800dfb0:	e00b      	b.n	800dfca <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800dfb2:	69bb      	ldr	r3, [r7, #24]
 800dfb4:	b2da      	uxtb	r2, r3
 800dfb6:	69fb      	ldr	r3, [r7, #28]
 800dfb8:	1c59      	adds	r1, r3, #1
 800dfba:	61f9      	str	r1, [r7, #28]
 800dfbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800dfc0:	b2d2      	uxtb	r2, r2
 800dfc2:	701a      	strb	r2, [r3, #0]
 800dfc4:	69bb      	ldr	r3, [r7, #24]
 800dfc6:	09db      	lsrs	r3, r3, #7
 800dfc8:	61bb      	str	r3, [r7, #24]
 800dfca:	69bb      	ldr	r3, [r7, #24]
 800dfcc:	2b7f      	cmp	r3, #127	; 0x7f
 800dfce:	d8f0      	bhi.n	800dfb2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800dfd0:	69fb      	ldr	r3, [r7, #28]
 800dfd2:	1c5a      	adds	r2, r3, #1
 800dfd4:	61fa      	str	r2, [r7, #28]
 800dfd6:	69ba      	ldr	r2, [r7, #24]
 800dfd8:	b2d2      	uxtb	r2, r2
 800dfda:	701a      	strb	r2, [r3, #0]
 800dfdc:	69fb      	ldr	r3, [r7, #28]
 800dfde:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800dfe0:	2208      	movs	r2, #8
 800dfe2:	68f9      	ldr	r1, [r7, #12]
 800dfe4:	6938      	ldr	r0, [r7, #16]
 800dfe6:	f7ff f93f 	bl	800d268 <_SendPacket>
  RECORD_END();
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	f383 8811 	msr	BASEPRI, r3
}
 800dff0:	bf00      	nop
 800dff2:	3720      	adds	r7, #32
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}
 800dff8:	2001a028 	.word	0x2001a028
 800dffc:	20019ff8 	.word	0x20019ff8

0800e000 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800e000:	b580      	push	{r7, lr}
 800e002:	b088      	sub	sp, #32
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e008:	f3ef 8311 	mrs	r3, BASEPRI
 800e00c:	f04f 0120 	mov.w	r1, #32
 800e010:	f381 8811 	msr	BASEPRI, r1
 800e014:	617b      	str	r3, [r7, #20]
 800e016:	4819      	ldr	r0, [pc, #100]	; (800e07c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800e018:	f7ff f837 	bl	800d08a <_PreparePacket>
 800e01c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e022:	4b17      	ldr	r3, [pc, #92]	; (800e080 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800e024:	691b      	ldr	r3, [r3, #16]
 800e026:	687a      	ldr	r2, [r7, #4]
 800e028:	1ad3      	subs	r3, r2, r3
 800e02a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	61fb      	str	r3, [r7, #28]
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	61bb      	str	r3, [r7, #24]
 800e034:	e00b      	b.n	800e04e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800e036:	69bb      	ldr	r3, [r7, #24]
 800e038:	b2da      	uxtb	r2, r3
 800e03a:	69fb      	ldr	r3, [r7, #28]
 800e03c:	1c59      	adds	r1, r3, #1
 800e03e:	61f9      	str	r1, [r7, #28]
 800e040:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e044:	b2d2      	uxtb	r2, r2
 800e046:	701a      	strb	r2, [r3, #0]
 800e048:	69bb      	ldr	r3, [r7, #24]
 800e04a:	09db      	lsrs	r3, r3, #7
 800e04c:	61bb      	str	r3, [r7, #24]
 800e04e:	69bb      	ldr	r3, [r7, #24]
 800e050:	2b7f      	cmp	r3, #127	; 0x7f
 800e052:	d8f0      	bhi.n	800e036 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800e054:	69fb      	ldr	r3, [r7, #28]
 800e056:	1c5a      	adds	r2, r3, #1
 800e058:	61fa      	str	r2, [r7, #28]
 800e05a:	69ba      	ldr	r2, [r7, #24]
 800e05c:	b2d2      	uxtb	r2, r2
 800e05e:	701a      	strb	r2, [r3, #0]
 800e060:	69fb      	ldr	r3, [r7, #28]
 800e062:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800e064:	2204      	movs	r2, #4
 800e066:	68f9      	ldr	r1, [r7, #12]
 800e068:	6938      	ldr	r0, [r7, #16]
 800e06a:	f7ff f8fd 	bl	800d268 <_SendPacket>
  RECORD_END();
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	f383 8811 	msr	BASEPRI, r3
}
 800e074:	bf00      	nop
 800e076:	3720      	adds	r7, #32
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}
 800e07c:	2001a028 	.word	0x2001a028
 800e080:	20019ff8 	.word	0x20019ff8

0800e084 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800e084:	b580      	push	{r7, lr}
 800e086:	b088      	sub	sp, #32
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e08c:	f3ef 8311 	mrs	r3, BASEPRI
 800e090:	f04f 0120 	mov.w	r1, #32
 800e094:	f381 8811 	msr	BASEPRI, r1
 800e098:	617b      	str	r3, [r7, #20]
 800e09a:	4819      	ldr	r0, [pc, #100]	; (800e100 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800e09c:	f7fe fff5 	bl	800d08a <_PreparePacket>
 800e0a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e0a2:	693b      	ldr	r3, [r7, #16]
 800e0a4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e0a6:	4b17      	ldr	r3, [pc, #92]	; (800e104 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800e0a8:	691b      	ldr	r3, [r3, #16]
 800e0aa:	687a      	ldr	r2, [r7, #4]
 800e0ac:	1ad3      	subs	r3, r2, r3
 800e0ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	61fb      	str	r3, [r7, #28]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	61bb      	str	r3, [r7, #24]
 800e0b8:	e00b      	b.n	800e0d2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800e0ba:	69bb      	ldr	r3, [r7, #24]
 800e0bc:	b2da      	uxtb	r2, r3
 800e0be:	69fb      	ldr	r3, [r7, #28]
 800e0c0:	1c59      	adds	r1, r3, #1
 800e0c2:	61f9      	str	r1, [r7, #28]
 800e0c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e0c8:	b2d2      	uxtb	r2, r2
 800e0ca:	701a      	strb	r2, [r3, #0]
 800e0cc:	69bb      	ldr	r3, [r7, #24]
 800e0ce:	09db      	lsrs	r3, r3, #7
 800e0d0:	61bb      	str	r3, [r7, #24]
 800e0d2:	69bb      	ldr	r3, [r7, #24]
 800e0d4:	2b7f      	cmp	r3, #127	; 0x7f
 800e0d6:	d8f0      	bhi.n	800e0ba <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800e0d8:	69fb      	ldr	r3, [r7, #28]
 800e0da:	1c5a      	adds	r2, r3, #1
 800e0dc:	61fa      	str	r2, [r7, #28]
 800e0de:	69ba      	ldr	r2, [r7, #24]
 800e0e0:	b2d2      	uxtb	r2, r2
 800e0e2:	701a      	strb	r2, [r3, #0]
 800e0e4:	69fb      	ldr	r3, [r7, #28]
 800e0e6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800e0e8:	2206      	movs	r2, #6
 800e0ea:	68f9      	ldr	r1, [r7, #12]
 800e0ec:	6938      	ldr	r0, [r7, #16]
 800e0ee:	f7ff f8bb 	bl	800d268 <_SendPacket>
  RECORD_END();
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	f383 8811 	msr	BASEPRI, r3
}
 800e0f8:	bf00      	nop
 800e0fa:	3720      	adds	r7, #32
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	bd80      	pop	{r7, pc}
 800e100:	2001a028 	.word	0x2001a028
 800e104:	20019ff8 	.word	0x20019ff8

0800e108 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800e108:	b580      	push	{r7, lr}
 800e10a:	b08a      	sub	sp, #40	; 0x28
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800e112:	f3ef 8311 	mrs	r3, BASEPRI
 800e116:	f04f 0120 	mov.w	r1, #32
 800e11a:	f381 8811 	msr	BASEPRI, r1
 800e11e:	617b      	str	r3, [r7, #20]
 800e120:	4827      	ldr	r0, [pc, #156]	; (800e1c0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800e122:	f7fe ffb2 	bl	800d08a <_PreparePacket>
 800e126:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e12c:	4b25      	ldr	r3, [pc, #148]	; (800e1c4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800e12e:	691b      	ldr	r3, [r3, #16]
 800e130:	687a      	ldr	r2, [r7, #4]
 800e132:	1ad3      	subs	r3, r2, r3
 800e134:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	627b      	str	r3, [r7, #36]	; 0x24
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	623b      	str	r3, [r7, #32]
 800e13e:	e00b      	b.n	800e158 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800e140:	6a3b      	ldr	r3, [r7, #32]
 800e142:	b2da      	uxtb	r2, r3
 800e144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e146:	1c59      	adds	r1, r3, #1
 800e148:	6279      	str	r1, [r7, #36]	; 0x24
 800e14a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e14e:	b2d2      	uxtb	r2, r2
 800e150:	701a      	strb	r2, [r3, #0]
 800e152:	6a3b      	ldr	r3, [r7, #32]
 800e154:	09db      	lsrs	r3, r3, #7
 800e156:	623b      	str	r3, [r7, #32]
 800e158:	6a3b      	ldr	r3, [r7, #32]
 800e15a:	2b7f      	cmp	r3, #127	; 0x7f
 800e15c:	d8f0      	bhi.n	800e140 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800e15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e160:	1c5a      	adds	r2, r3, #1
 800e162:	627a      	str	r2, [r7, #36]	; 0x24
 800e164:	6a3a      	ldr	r2, [r7, #32]
 800e166:	b2d2      	uxtb	r2, r2
 800e168:	701a      	strb	r2, [r3, #0]
 800e16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e16c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	61fb      	str	r3, [r7, #28]
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	61bb      	str	r3, [r7, #24]
 800e176:	e00b      	b.n	800e190 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800e178:	69bb      	ldr	r3, [r7, #24]
 800e17a:	b2da      	uxtb	r2, r3
 800e17c:	69fb      	ldr	r3, [r7, #28]
 800e17e:	1c59      	adds	r1, r3, #1
 800e180:	61f9      	str	r1, [r7, #28]
 800e182:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e186:	b2d2      	uxtb	r2, r2
 800e188:	701a      	strb	r2, [r3, #0]
 800e18a:	69bb      	ldr	r3, [r7, #24]
 800e18c:	09db      	lsrs	r3, r3, #7
 800e18e:	61bb      	str	r3, [r7, #24]
 800e190:	69bb      	ldr	r3, [r7, #24]
 800e192:	2b7f      	cmp	r3, #127	; 0x7f
 800e194:	d8f0      	bhi.n	800e178 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800e196:	69fb      	ldr	r3, [r7, #28]
 800e198:	1c5a      	adds	r2, r3, #1
 800e19a:	61fa      	str	r2, [r7, #28]
 800e19c:	69ba      	ldr	r2, [r7, #24]
 800e19e:	b2d2      	uxtb	r2, r2
 800e1a0:	701a      	strb	r2, [r3, #0]
 800e1a2:	69fb      	ldr	r3, [r7, #28]
 800e1a4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800e1a6:	2207      	movs	r2, #7
 800e1a8:	68f9      	ldr	r1, [r7, #12]
 800e1aa:	6938      	ldr	r0, [r7, #16]
 800e1ac:	f7ff f85c 	bl	800d268 <_SendPacket>
  RECORD_END();
 800e1b0:	697b      	ldr	r3, [r7, #20]
 800e1b2:	f383 8811 	msr	BASEPRI, r3
}
 800e1b6:	bf00      	nop
 800e1b8:	3728      	adds	r7, #40	; 0x28
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	2001a028 	.word	0x2001a028
 800e1c4:	20019ff8 	.word	0x20019ff8

0800e1c8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800e1c8:	b480      	push	{r7}
 800e1ca:	b083      	sub	sp, #12
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800e1d0:	4b04      	ldr	r3, [pc, #16]	; (800e1e4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800e1d2:	691b      	ldr	r3, [r3, #16]
 800e1d4:	687a      	ldr	r2, [r7, #4]
 800e1d6:	1ad3      	subs	r3, r2, r3
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	370c      	adds	r7, #12
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr
 800e1e4:	20019ff8 	.word	0x20019ff8

0800e1e8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b08c      	sub	sp, #48	; 0x30
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800e1f2:	4b3b      	ldr	r3, [pc, #236]	; (800e2e0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d06d      	beq.n	800e2d6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800e1fa:	4b39      	ldr	r3, [pc, #228]	; (800e2e0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800e200:	2300      	movs	r3, #0
 800e202:	62bb      	str	r3, [r7, #40]	; 0x28
 800e204:	e008      	b.n	800e218 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800e206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e208:	691b      	ldr	r3, [r3, #16]
 800e20a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800e20c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d007      	beq.n	800e222 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800e212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e214:	3301      	adds	r3, #1
 800e216:	62bb      	str	r3, [r7, #40]	; 0x28
 800e218:	79fb      	ldrb	r3, [r7, #7]
 800e21a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e21c:	429a      	cmp	r2, r3
 800e21e:	d3f2      	bcc.n	800e206 <SEGGER_SYSVIEW_SendModule+0x1e>
 800e220:	e000      	b.n	800e224 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800e222:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800e224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e226:	2b00      	cmp	r3, #0
 800e228:	d055      	beq.n	800e2d6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e22a:	f3ef 8311 	mrs	r3, BASEPRI
 800e22e:	f04f 0120 	mov.w	r1, #32
 800e232:	f381 8811 	msr	BASEPRI, r1
 800e236:	617b      	str	r3, [r7, #20]
 800e238:	482a      	ldr	r0, [pc, #168]	; (800e2e4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800e23a:	f7fe ff26 	bl	800d08a <_PreparePacket>
 800e23e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	627b      	str	r3, [r7, #36]	; 0x24
 800e248:	79fb      	ldrb	r3, [r7, #7]
 800e24a:	623b      	str	r3, [r7, #32]
 800e24c:	e00b      	b.n	800e266 <SEGGER_SYSVIEW_SendModule+0x7e>
 800e24e:	6a3b      	ldr	r3, [r7, #32]
 800e250:	b2da      	uxtb	r2, r3
 800e252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e254:	1c59      	adds	r1, r3, #1
 800e256:	6279      	str	r1, [r7, #36]	; 0x24
 800e258:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e25c:	b2d2      	uxtb	r2, r2
 800e25e:	701a      	strb	r2, [r3, #0]
 800e260:	6a3b      	ldr	r3, [r7, #32]
 800e262:	09db      	lsrs	r3, r3, #7
 800e264:	623b      	str	r3, [r7, #32]
 800e266:	6a3b      	ldr	r3, [r7, #32]
 800e268:	2b7f      	cmp	r3, #127	; 0x7f
 800e26a:	d8f0      	bhi.n	800e24e <SEGGER_SYSVIEW_SendModule+0x66>
 800e26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e26e:	1c5a      	adds	r2, r3, #1
 800e270:	627a      	str	r2, [r7, #36]	; 0x24
 800e272:	6a3a      	ldr	r2, [r7, #32]
 800e274:	b2d2      	uxtb	r2, r2
 800e276:	701a      	strb	r2, [r3, #0]
 800e278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e27a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	61fb      	str	r3, [r7, #28]
 800e280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e282:	689b      	ldr	r3, [r3, #8]
 800e284:	61bb      	str	r3, [r7, #24]
 800e286:	e00b      	b.n	800e2a0 <SEGGER_SYSVIEW_SendModule+0xb8>
 800e288:	69bb      	ldr	r3, [r7, #24]
 800e28a:	b2da      	uxtb	r2, r3
 800e28c:	69fb      	ldr	r3, [r7, #28]
 800e28e:	1c59      	adds	r1, r3, #1
 800e290:	61f9      	str	r1, [r7, #28]
 800e292:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e296:	b2d2      	uxtb	r2, r2
 800e298:	701a      	strb	r2, [r3, #0]
 800e29a:	69bb      	ldr	r3, [r7, #24]
 800e29c:	09db      	lsrs	r3, r3, #7
 800e29e:	61bb      	str	r3, [r7, #24]
 800e2a0:	69bb      	ldr	r3, [r7, #24]
 800e2a2:	2b7f      	cmp	r3, #127	; 0x7f
 800e2a4:	d8f0      	bhi.n	800e288 <SEGGER_SYSVIEW_SendModule+0xa0>
 800e2a6:	69fb      	ldr	r3, [r7, #28]
 800e2a8:	1c5a      	adds	r2, r3, #1
 800e2aa:	61fa      	str	r2, [r7, #28]
 800e2ac:	69ba      	ldr	r2, [r7, #24]
 800e2ae:	b2d2      	uxtb	r2, r2
 800e2b0:	701a      	strb	r2, [r3, #0]
 800e2b2:	69fb      	ldr	r3, [r7, #28]
 800e2b4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e2b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	2280      	movs	r2, #128	; 0x80
 800e2bc:	4619      	mov	r1, r3
 800e2be:	68f8      	ldr	r0, [r7, #12]
 800e2c0:	f7fe fe96 	bl	800cff0 <_EncodeStr>
 800e2c4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800e2c6:	2216      	movs	r2, #22
 800e2c8:	68f9      	ldr	r1, [r7, #12]
 800e2ca:	6938      	ldr	r0, [r7, #16]
 800e2cc:	f7fe ffcc 	bl	800d268 <_SendPacket>
      RECORD_END();
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800e2d6:	bf00      	nop
 800e2d8:	3730      	adds	r7, #48	; 0x30
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}
 800e2de:	bf00      	nop
 800e2e0:	2001a020 	.word	0x2001a020
 800e2e4:	2001a028 	.word	0x2001a028

0800e2e8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b082      	sub	sp, #8
 800e2ec:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800e2ee:	4b0c      	ldr	r3, [pc, #48]	; (800e320 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d00f      	beq.n	800e316 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800e2f6:	4b0a      	ldr	r3, [pc, #40]	; (800e320 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	68db      	ldr	r3, [r3, #12]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d002      	beq.n	800e30a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	68db      	ldr	r3, [r3, #12]
 800e308:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	691b      	ldr	r3, [r3, #16]
 800e30e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d1f2      	bne.n	800e2fc <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800e316:	bf00      	nop
 800e318:	3708      	adds	r7, #8
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}
 800e31e:	bf00      	nop
 800e320:	2001a020 	.word	0x2001a020

0800e324 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800e324:	b580      	push	{r7, lr}
 800e326:	b086      	sub	sp, #24
 800e328:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800e32a:	f3ef 8311 	mrs	r3, BASEPRI
 800e32e:	f04f 0120 	mov.w	r1, #32
 800e332:	f381 8811 	msr	BASEPRI, r1
 800e336:	60fb      	str	r3, [r7, #12]
 800e338:	4817      	ldr	r0, [pc, #92]	; (800e398 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800e33a:	f7fe fea6 	bl	800d08a <_PreparePacket>
 800e33e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	617b      	str	r3, [r7, #20]
 800e348:	4b14      	ldr	r3, [pc, #80]	; (800e39c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	613b      	str	r3, [r7, #16]
 800e34e:	e00b      	b.n	800e368 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800e350:	693b      	ldr	r3, [r7, #16]
 800e352:	b2da      	uxtb	r2, r3
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	1c59      	adds	r1, r3, #1
 800e358:	6179      	str	r1, [r7, #20]
 800e35a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e35e:	b2d2      	uxtb	r2, r2
 800e360:	701a      	strb	r2, [r3, #0]
 800e362:	693b      	ldr	r3, [r7, #16]
 800e364:	09db      	lsrs	r3, r3, #7
 800e366:	613b      	str	r3, [r7, #16]
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	2b7f      	cmp	r3, #127	; 0x7f
 800e36c:	d8f0      	bhi.n	800e350 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800e36e:	697b      	ldr	r3, [r7, #20]
 800e370:	1c5a      	adds	r2, r3, #1
 800e372:	617a      	str	r2, [r7, #20]
 800e374:	693a      	ldr	r2, [r7, #16]
 800e376:	b2d2      	uxtb	r2, r2
 800e378:	701a      	strb	r2, [r3, #0]
 800e37a:	697b      	ldr	r3, [r7, #20]
 800e37c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800e37e:	221b      	movs	r2, #27
 800e380:	6879      	ldr	r1, [r7, #4]
 800e382:	68b8      	ldr	r0, [r7, #8]
 800e384:	f7fe ff70 	bl	800d268 <_SendPacket>
  RECORD_END();
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f383 8811 	msr	BASEPRI, r3
}
 800e38e:	bf00      	nop
 800e390:	3718      	adds	r7, #24
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}
 800e396:	bf00      	nop
 800e398:	2001a028 	.word	0x2001a028
 800e39c:	2001a024 	.word	0x2001a024

0800e3a0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b08a      	sub	sp, #40	; 0x28
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e3a8:	f3ef 8311 	mrs	r3, BASEPRI
 800e3ac:	f04f 0120 	mov.w	r1, #32
 800e3b0:	f381 8811 	msr	BASEPRI, r1
 800e3b4:	617b      	str	r3, [r7, #20]
 800e3b6:	4827      	ldr	r0, [pc, #156]	; (800e454 <SEGGER_SYSVIEW_Warn+0xb4>)
 800e3b8:	f7fe fe67 	bl	800d08a <_PreparePacket>
 800e3bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e3be:	2280      	movs	r2, #128	; 0x80
 800e3c0:	6879      	ldr	r1, [r7, #4]
 800e3c2:	6938      	ldr	r0, [r7, #16]
 800e3c4:	f7fe fe14 	bl	800cff0 <_EncodeStr>
 800e3c8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	627b      	str	r3, [r7, #36]	; 0x24
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	623b      	str	r3, [r7, #32]
 800e3d2:	e00b      	b.n	800e3ec <SEGGER_SYSVIEW_Warn+0x4c>
 800e3d4:	6a3b      	ldr	r3, [r7, #32]
 800e3d6:	b2da      	uxtb	r2, r3
 800e3d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3da:	1c59      	adds	r1, r3, #1
 800e3dc:	6279      	str	r1, [r7, #36]	; 0x24
 800e3de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e3e2:	b2d2      	uxtb	r2, r2
 800e3e4:	701a      	strb	r2, [r3, #0]
 800e3e6:	6a3b      	ldr	r3, [r7, #32]
 800e3e8:	09db      	lsrs	r3, r3, #7
 800e3ea:	623b      	str	r3, [r7, #32]
 800e3ec:	6a3b      	ldr	r3, [r7, #32]
 800e3ee:	2b7f      	cmp	r3, #127	; 0x7f
 800e3f0:	d8f0      	bhi.n	800e3d4 <SEGGER_SYSVIEW_Warn+0x34>
 800e3f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3f4:	1c5a      	adds	r2, r3, #1
 800e3f6:	627a      	str	r2, [r7, #36]	; 0x24
 800e3f8:	6a3a      	ldr	r2, [r7, #32]
 800e3fa:	b2d2      	uxtb	r2, r2
 800e3fc:	701a      	strb	r2, [r3, #0]
 800e3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e400:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	61fb      	str	r3, [r7, #28]
 800e406:	2300      	movs	r3, #0
 800e408:	61bb      	str	r3, [r7, #24]
 800e40a:	e00b      	b.n	800e424 <SEGGER_SYSVIEW_Warn+0x84>
 800e40c:	69bb      	ldr	r3, [r7, #24]
 800e40e:	b2da      	uxtb	r2, r3
 800e410:	69fb      	ldr	r3, [r7, #28]
 800e412:	1c59      	adds	r1, r3, #1
 800e414:	61f9      	str	r1, [r7, #28]
 800e416:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800e41a:	b2d2      	uxtb	r2, r2
 800e41c:	701a      	strb	r2, [r3, #0]
 800e41e:	69bb      	ldr	r3, [r7, #24]
 800e420:	09db      	lsrs	r3, r3, #7
 800e422:	61bb      	str	r3, [r7, #24]
 800e424:	69bb      	ldr	r3, [r7, #24]
 800e426:	2b7f      	cmp	r3, #127	; 0x7f
 800e428:	d8f0      	bhi.n	800e40c <SEGGER_SYSVIEW_Warn+0x6c>
 800e42a:	69fb      	ldr	r3, [r7, #28]
 800e42c:	1c5a      	adds	r2, r3, #1
 800e42e:	61fa      	str	r2, [r7, #28]
 800e430:	69ba      	ldr	r2, [r7, #24]
 800e432:	b2d2      	uxtb	r2, r2
 800e434:	701a      	strb	r2, [r3, #0]
 800e436:	69fb      	ldr	r3, [r7, #28]
 800e438:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e43a:	221a      	movs	r2, #26
 800e43c:	68f9      	ldr	r1, [r7, #12]
 800e43e:	6938      	ldr	r0, [r7, #16]
 800e440:	f7fe ff12 	bl	800d268 <_SendPacket>
  RECORD_END();
 800e444:	697b      	ldr	r3, [r7, #20]
 800e446:	f383 8811 	msr	BASEPRI, r3
}
 800e44a:	bf00      	nop
 800e44c:	3728      	adds	r7, #40	; 0x28
 800e44e:	46bd      	mov	sp, r7
 800e450:	bd80      	pop	{r7, pc}
 800e452:	bf00      	nop
 800e454:	2001a028 	.word	0x2001a028

0800e458 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800e458:	b580      	push	{r7, lr}
 800e45a:	b084      	sub	sp, #16
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	60f8      	str	r0, [r7, #12]
 800e460:	60b9      	str	r1, [r7, #8]
 800e462:	607a      	str	r2, [r7, #4]
 800e464:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800e466:	683a      	ldr	r2, [r7, #0]
 800e468:	6879      	ldr	r1, [r7, #4]
 800e46a:	2000      	movs	r0, #0
 800e46c:	f7fe fd9a 	bl	800cfa4 <SEGGER_RTT_Write>
  return len;
 800e470:	683b      	ldr	r3, [r7, #0]
}
 800e472:	4618      	mov	r0, r3
 800e474:	3710      	adds	r7, #16
 800e476:	46bd      	mov	sp, r7
 800e478:	bd80      	pop	{r7, pc}

0800e47a <atoi>:
 800e47a:	220a      	movs	r2, #10
 800e47c:	2100      	movs	r1, #0
 800e47e:	f000 b883 	b.w	800e588 <strtol>
	...

0800e484 <_strtol_l.constprop.0>:
 800e484:	2b01      	cmp	r3, #1
 800e486:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e48a:	d001      	beq.n	800e490 <_strtol_l.constprop.0+0xc>
 800e48c:	2b24      	cmp	r3, #36	; 0x24
 800e48e:	d906      	bls.n	800e49e <_strtol_l.constprop.0+0x1a>
 800e490:	f000 fe74 	bl	800f17c <__errno>
 800e494:	2316      	movs	r3, #22
 800e496:	6003      	str	r3, [r0, #0]
 800e498:	2000      	movs	r0, #0
 800e49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e49e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e584 <_strtol_l.constprop.0+0x100>
 800e4a2:	460d      	mov	r5, r1
 800e4a4:	462e      	mov	r6, r5
 800e4a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e4aa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800e4ae:	f017 0708 	ands.w	r7, r7, #8
 800e4b2:	d1f7      	bne.n	800e4a4 <_strtol_l.constprop.0+0x20>
 800e4b4:	2c2d      	cmp	r4, #45	; 0x2d
 800e4b6:	d132      	bne.n	800e51e <_strtol_l.constprop.0+0x9a>
 800e4b8:	782c      	ldrb	r4, [r5, #0]
 800e4ba:	2701      	movs	r7, #1
 800e4bc:	1cb5      	adds	r5, r6, #2
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d05b      	beq.n	800e57a <_strtol_l.constprop.0+0xf6>
 800e4c2:	2b10      	cmp	r3, #16
 800e4c4:	d109      	bne.n	800e4da <_strtol_l.constprop.0+0x56>
 800e4c6:	2c30      	cmp	r4, #48	; 0x30
 800e4c8:	d107      	bne.n	800e4da <_strtol_l.constprop.0+0x56>
 800e4ca:	782c      	ldrb	r4, [r5, #0]
 800e4cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e4d0:	2c58      	cmp	r4, #88	; 0x58
 800e4d2:	d14d      	bne.n	800e570 <_strtol_l.constprop.0+0xec>
 800e4d4:	786c      	ldrb	r4, [r5, #1]
 800e4d6:	2310      	movs	r3, #16
 800e4d8:	3502      	adds	r5, #2
 800e4da:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e4de:	f108 38ff 	add.w	r8, r8, #4294967295
 800e4e2:	f04f 0e00 	mov.w	lr, #0
 800e4e6:	fbb8 f9f3 	udiv	r9, r8, r3
 800e4ea:	4676      	mov	r6, lr
 800e4ec:	fb03 8a19 	mls	sl, r3, r9, r8
 800e4f0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e4f4:	f1bc 0f09 	cmp.w	ip, #9
 800e4f8:	d816      	bhi.n	800e528 <_strtol_l.constprop.0+0xa4>
 800e4fa:	4664      	mov	r4, ip
 800e4fc:	42a3      	cmp	r3, r4
 800e4fe:	dd24      	ble.n	800e54a <_strtol_l.constprop.0+0xc6>
 800e500:	f1be 3fff 	cmp.w	lr, #4294967295
 800e504:	d008      	beq.n	800e518 <_strtol_l.constprop.0+0x94>
 800e506:	45b1      	cmp	r9, r6
 800e508:	d31c      	bcc.n	800e544 <_strtol_l.constprop.0+0xc0>
 800e50a:	d101      	bne.n	800e510 <_strtol_l.constprop.0+0x8c>
 800e50c:	45a2      	cmp	sl, r4
 800e50e:	db19      	blt.n	800e544 <_strtol_l.constprop.0+0xc0>
 800e510:	fb06 4603 	mla	r6, r6, r3, r4
 800e514:	f04f 0e01 	mov.w	lr, #1
 800e518:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e51c:	e7e8      	b.n	800e4f0 <_strtol_l.constprop.0+0x6c>
 800e51e:	2c2b      	cmp	r4, #43	; 0x2b
 800e520:	bf04      	itt	eq
 800e522:	782c      	ldrbeq	r4, [r5, #0]
 800e524:	1cb5      	addeq	r5, r6, #2
 800e526:	e7ca      	b.n	800e4be <_strtol_l.constprop.0+0x3a>
 800e528:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e52c:	f1bc 0f19 	cmp.w	ip, #25
 800e530:	d801      	bhi.n	800e536 <_strtol_l.constprop.0+0xb2>
 800e532:	3c37      	subs	r4, #55	; 0x37
 800e534:	e7e2      	b.n	800e4fc <_strtol_l.constprop.0+0x78>
 800e536:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e53a:	f1bc 0f19 	cmp.w	ip, #25
 800e53e:	d804      	bhi.n	800e54a <_strtol_l.constprop.0+0xc6>
 800e540:	3c57      	subs	r4, #87	; 0x57
 800e542:	e7db      	b.n	800e4fc <_strtol_l.constprop.0+0x78>
 800e544:	f04f 3eff 	mov.w	lr, #4294967295
 800e548:	e7e6      	b.n	800e518 <_strtol_l.constprop.0+0x94>
 800e54a:	f1be 3fff 	cmp.w	lr, #4294967295
 800e54e:	d105      	bne.n	800e55c <_strtol_l.constprop.0+0xd8>
 800e550:	2322      	movs	r3, #34	; 0x22
 800e552:	6003      	str	r3, [r0, #0]
 800e554:	4646      	mov	r6, r8
 800e556:	b942      	cbnz	r2, 800e56a <_strtol_l.constprop.0+0xe6>
 800e558:	4630      	mov	r0, r6
 800e55a:	e79e      	b.n	800e49a <_strtol_l.constprop.0+0x16>
 800e55c:	b107      	cbz	r7, 800e560 <_strtol_l.constprop.0+0xdc>
 800e55e:	4276      	negs	r6, r6
 800e560:	2a00      	cmp	r2, #0
 800e562:	d0f9      	beq.n	800e558 <_strtol_l.constprop.0+0xd4>
 800e564:	f1be 0f00 	cmp.w	lr, #0
 800e568:	d000      	beq.n	800e56c <_strtol_l.constprop.0+0xe8>
 800e56a:	1e69      	subs	r1, r5, #1
 800e56c:	6011      	str	r1, [r2, #0]
 800e56e:	e7f3      	b.n	800e558 <_strtol_l.constprop.0+0xd4>
 800e570:	2430      	movs	r4, #48	; 0x30
 800e572:	2b00      	cmp	r3, #0
 800e574:	d1b1      	bne.n	800e4da <_strtol_l.constprop.0+0x56>
 800e576:	2308      	movs	r3, #8
 800e578:	e7af      	b.n	800e4da <_strtol_l.constprop.0+0x56>
 800e57a:	2c30      	cmp	r4, #48	; 0x30
 800e57c:	d0a5      	beq.n	800e4ca <_strtol_l.constprop.0+0x46>
 800e57e:	230a      	movs	r3, #10
 800e580:	e7ab      	b.n	800e4da <_strtol_l.constprop.0+0x56>
 800e582:	bf00      	nop
 800e584:	08012463 	.word	0x08012463

0800e588 <strtol>:
 800e588:	4613      	mov	r3, r2
 800e58a:	460a      	mov	r2, r1
 800e58c:	4601      	mov	r1, r0
 800e58e:	4802      	ldr	r0, [pc, #8]	; (800e598 <strtol+0x10>)
 800e590:	6800      	ldr	r0, [r0, #0]
 800e592:	f7ff bf77 	b.w	800e484 <_strtol_l.constprop.0>
 800e596:	bf00      	nop
 800e598:	200001e0 	.word	0x200001e0

0800e59c <__cvt>:
 800e59c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e5a0:	ec55 4b10 	vmov	r4, r5, d0
 800e5a4:	2d00      	cmp	r5, #0
 800e5a6:	460e      	mov	r6, r1
 800e5a8:	4619      	mov	r1, r3
 800e5aa:	462b      	mov	r3, r5
 800e5ac:	bfbb      	ittet	lt
 800e5ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e5b2:	461d      	movlt	r5, r3
 800e5b4:	2300      	movge	r3, #0
 800e5b6:	232d      	movlt	r3, #45	; 0x2d
 800e5b8:	700b      	strb	r3, [r1, #0]
 800e5ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e5c0:	4691      	mov	r9, r2
 800e5c2:	f023 0820 	bic.w	r8, r3, #32
 800e5c6:	bfbc      	itt	lt
 800e5c8:	4622      	movlt	r2, r4
 800e5ca:	4614      	movlt	r4, r2
 800e5cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e5d0:	d005      	beq.n	800e5de <__cvt+0x42>
 800e5d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e5d6:	d100      	bne.n	800e5da <__cvt+0x3e>
 800e5d8:	3601      	adds	r6, #1
 800e5da:	2102      	movs	r1, #2
 800e5dc:	e000      	b.n	800e5e0 <__cvt+0x44>
 800e5de:	2103      	movs	r1, #3
 800e5e0:	ab03      	add	r3, sp, #12
 800e5e2:	9301      	str	r3, [sp, #4]
 800e5e4:	ab02      	add	r3, sp, #8
 800e5e6:	9300      	str	r3, [sp, #0]
 800e5e8:	ec45 4b10 	vmov	d0, r4, r5
 800e5ec:	4653      	mov	r3, sl
 800e5ee:	4632      	mov	r2, r6
 800e5f0:	f000 fe8a 	bl	800f308 <_dtoa_r>
 800e5f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e5f8:	4607      	mov	r7, r0
 800e5fa:	d102      	bne.n	800e602 <__cvt+0x66>
 800e5fc:	f019 0f01 	tst.w	r9, #1
 800e600:	d022      	beq.n	800e648 <__cvt+0xac>
 800e602:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e606:	eb07 0906 	add.w	r9, r7, r6
 800e60a:	d110      	bne.n	800e62e <__cvt+0x92>
 800e60c:	783b      	ldrb	r3, [r7, #0]
 800e60e:	2b30      	cmp	r3, #48	; 0x30
 800e610:	d10a      	bne.n	800e628 <__cvt+0x8c>
 800e612:	2200      	movs	r2, #0
 800e614:	2300      	movs	r3, #0
 800e616:	4620      	mov	r0, r4
 800e618:	4629      	mov	r1, r5
 800e61a:	f7f2 fac5 	bl	8000ba8 <__aeabi_dcmpeq>
 800e61e:	b918      	cbnz	r0, 800e628 <__cvt+0x8c>
 800e620:	f1c6 0601 	rsb	r6, r6, #1
 800e624:	f8ca 6000 	str.w	r6, [sl]
 800e628:	f8da 3000 	ldr.w	r3, [sl]
 800e62c:	4499      	add	r9, r3
 800e62e:	2200      	movs	r2, #0
 800e630:	2300      	movs	r3, #0
 800e632:	4620      	mov	r0, r4
 800e634:	4629      	mov	r1, r5
 800e636:	f7f2 fab7 	bl	8000ba8 <__aeabi_dcmpeq>
 800e63a:	b108      	cbz	r0, 800e640 <__cvt+0xa4>
 800e63c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e640:	2230      	movs	r2, #48	; 0x30
 800e642:	9b03      	ldr	r3, [sp, #12]
 800e644:	454b      	cmp	r3, r9
 800e646:	d307      	bcc.n	800e658 <__cvt+0xbc>
 800e648:	9b03      	ldr	r3, [sp, #12]
 800e64a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e64c:	1bdb      	subs	r3, r3, r7
 800e64e:	4638      	mov	r0, r7
 800e650:	6013      	str	r3, [r2, #0]
 800e652:	b004      	add	sp, #16
 800e654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e658:	1c59      	adds	r1, r3, #1
 800e65a:	9103      	str	r1, [sp, #12]
 800e65c:	701a      	strb	r2, [r3, #0]
 800e65e:	e7f0      	b.n	800e642 <__cvt+0xa6>

0800e660 <__exponent>:
 800e660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e662:	4603      	mov	r3, r0
 800e664:	2900      	cmp	r1, #0
 800e666:	bfb8      	it	lt
 800e668:	4249      	neglt	r1, r1
 800e66a:	f803 2b02 	strb.w	r2, [r3], #2
 800e66e:	bfb4      	ite	lt
 800e670:	222d      	movlt	r2, #45	; 0x2d
 800e672:	222b      	movge	r2, #43	; 0x2b
 800e674:	2909      	cmp	r1, #9
 800e676:	7042      	strb	r2, [r0, #1]
 800e678:	dd2a      	ble.n	800e6d0 <__exponent+0x70>
 800e67a:	f10d 0207 	add.w	r2, sp, #7
 800e67e:	4617      	mov	r7, r2
 800e680:	260a      	movs	r6, #10
 800e682:	4694      	mov	ip, r2
 800e684:	fb91 f5f6 	sdiv	r5, r1, r6
 800e688:	fb06 1415 	mls	r4, r6, r5, r1
 800e68c:	3430      	adds	r4, #48	; 0x30
 800e68e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e692:	460c      	mov	r4, r1
 800e694:	2c63      	cmp	r4, #99	; 0x63
 800e696:	f102 32ff 	add.w	r2, r2, #4294967295
 800e69a:	4629      	mov	r1, r5
 800e69c:	dcf1      	bgt.n	800e682 <__exponent+0x22>
 800e69e:	3130      	adds	r1, #48	; 0x30
 800e6a0:	f1ac 0402 	sub.w	r4, ip, #2
 800e6a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e6a8:	1c41      	adds	r1, r0, #1
 800e6aa:	4622      	mov	r2, r4
 800e6ac:	42ba      	cmp	r2, r7
 800e6ae:	d30a      	bcc.n	800e6c6 <__exponent+0x66>
 800e6b0:	f10d 0209 	add.w	r2, sp, #9
 800e6b4:	eba2 020c 	sub.w	r2, r2, ip
 800e6b8:	42bc      	cmp	r4, r7
 800e6ba:	bf88      	it	hi
 800e6bc:	2200      	movhi	r2, #0
 800e6be:	4413      	add	r3, r2
 800e6c0:	1a18      	subs	r0, r3, r0
 800e6c2:	b003      	add	sp, #12
 800e6c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6c6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e6ca:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e6ce:	e7ed      	b.n	800e6ac <__exponent+0x4c>
 800e6d0:	2330      	movs	r3, #48	; 0x30
 800e6d2:	3130      	adds	r1, #48	; 0x30
 800e6d4:	7083      	strb	r3, [r0, #2]
 800e6d6:	70c1      	strb	r1, [r0, #3]
 800e6d8:	1d03      	adds	r3, r0, #4
 800e6da:	e7f1      	b.n	800e6c0 <__exponent+0x60>

0800e6dc <_printf_float>:
 800e6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e0:	ed2d 8b02 	vpush	{d8}
 800e6e4:	b08d      	sub	sp, #52	; 0x34
 800e6e6:	460c      	mov	r4, r1
 800e6e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e6ec:	4616      	mov	r6, r2
 800e6ee:	461f      	mov	r7, r3
 800e6f0:	4605      	mov	r5, r0
 800e6f2:	f000 fd0b 	bl	800f10c <_localeconv_r>
 800e6f6:	f8d0 a000 	ldr.w	sl, [r0]
 800e6fa:	4650      	mov	r0, sl
 800e6fc:	f7f1 fe28 	bl	8000350 <strlen>
 800e700:	2300      	movs	r3, #0
 800e702:	930a      	str	r3, [sp, #40]	; 0x28
 800e704:	6823      	ldr	r3, [r4, #0]
 800e706:	9305      	str	r3, [sp, #20]
 800e708:	f8d8 3000 	ldr.w	r3, [r8]
 800e70c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e710:	3307      	adds	r3, #7
 800e712:	f023 0307 	bic.w	r3, r3, #7
 800e716:	f103 0208 	add.w	r2, r3, #8
 800e71a:	f8c8 2000 	str.w	r2, [r8]
 800e71e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e722:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e726:	9307      	str	r3, [sp, #28]
 800e728:	f8cd 8018 	str.w	r8, [sp, #24]
 800e72c:	ee08 0a10 	vmov	s16, r0
 800e730:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e734:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e738:	4b9e      	ldr	r3, [pc, #632]	; (800e9b4 <_printf_float+0x2d8>)
 800e73a:	f04f 32ff 	mov.w	r2, #4294967295
 800e73e:	f7f2 fa65 	bl	8000c0c <__aeabi_dcmpun>
 800e742:	bb88      	cbnz	r0, 800e7a8 <_printf_float+0xcc>
 800e744:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e748:	4b9a      	ldr	r3, [pc, #616]	; (800e9b4 <_printf_float+0x2d8>)
 800e74a:	f04f 32ff 	mov.w	r2, #4294967295
 800e74e:	f7f2 fa3f 	bl	8000bd0 <__aeabi_dcmple>
 800e752:	bb48      	cbnz	r0, 800e7a8 <_printf_float+0xcc>
 800e754:	2200      	movs	r2, #0
 800e756:	2300      	movs	r3, #0
 800e758:	4640      	mov	r0, r8
 800e75a:	4649      	mov	r1, r9
 800e75c:	f7f2 fa2e 	bl	8000bbc <__aeabi_dcmplt>
 800e760:	b110      	cbz	r0, 800e768 <_printf_float+0x8c>
 800e762:	232d      	movs	r3, #45	; 0x2d
 800e764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e768:	4a93      	ldr	r2, [pc, #588]	; (800e9b8 <_printf_float+0x2dc>)
 800e76a:	4b94      	ldr	r3, [pc, #592]	; (800e9bc <_printf_float+0x2e0>)
 800e76c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e770:	bf94      	ite	ls
 800e772:	4690      	movls	r8, r2
 800e774:	4698      	movhi	r8, r3
 800e776:	2303      	movs	r3, #3
 800e778:	6123      	str	r3, [r4, #16]
 800e77a:	9b05      	ldr	r3, [sp, #20]
 800e77c:	f023 0304 	bic.w	r3, r3, #4
 800e780:	6023      	str	r3, [r4, #0]
 800e782:	f04f 0900 	mov.w	r9, #0
 800e786:	9700      	str	r7, [sp, #0]
 800e788:	4633      	mov	r3, r6
 800e78a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e78c:	4621      	mov	r1, r4
 800e78e:	4628      	mov	r0, r5
 800e790:	f000 f9da 	bl	800eb48 <_printf_common>
 800e794:	3001      	adds	r0, #1
 800e796:	f040 8090 	bne.w	800e8ba <_printf_float+0x1de>
 800e79a:	f04f 30ff 	mov.w	r0, #4294967295
 800e79e:	b00d      	add	sp, #52	; 0x34
 800e7a0:	ecbd 8b02 	vpop	{d8}
 800e7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7a8:	4642      	mov	r2, r8
 800e7aa:	464b      	mov	r3, r9
 800e7ac:	4640      	mov	r0, r8
 800e7ae:	4649      	mov	r1, r9
 800e7b0:	f7f2 fa2c 	bl	8000c0c <__aeabi_dcmpun>
 800e7b4:	b140      	cbz	r0, 800e7c8 <_printf_float+0xec>
 800e7b6:	464b      	mov	r3, r9
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	bfbc      	itt	lt
 800e7bc:	232d      	movlt	r3, #45	; 0x2d
 800e7be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e7c2:	4a7f      	ldr	r2, [pc, #508]	; (800e9c0 <_printf_float+0x2e4>)
 800e7c4:	4b7f      	ldr	r3, [pc, #508]	; (800e9c4 <_printf_float+0x2e8>)
 800e7c6:	e7d1      	b.n	800e76c <_printf_float+0x90>
 800e7c8:	6863      	ldr	r3, [r4, #4]
 800e7ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e7ce:	9206      	str	r2, [sp, #24]
 800e7d0:	1c5a      	adds	r2, r3, #1
 800e7d2:	d13f      	bne.n	800e854 <_printf_float+0x178>
 800e7d4:	2306      	movs	r3, #6
 800e7d6:	6063      	str	r3, [r4, #4]
 800e7d8:	9b05      	ldr	r3, [sp, #20]
 800e7da:	6861      	ldr	r1, [r4, #4]
 800e7dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	9303      	str	r3, [sp, #12]
 800e7e4:	ab0a      	add	r3, sp, #40	; 0x28
 800e7e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e7ea:	ab09      	add	r3, sp, #36	; 0x24
 800e7ec:	ec49 8b10 	vmov	d0, r8, r9
 800e7f0:	9300      	str	r3, [sp, #0]
 800e7f2:	6022      	str	r2, [r4, #0]
 800e7f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e7f8:	4628      	mov	r0, r5
 800e7fa:	f7ff fecf 	bl	800e59c <__cvt>
 800e7fe:	9b06      	ldr	r3, [sp, #24]
 800e800:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e802:	2b47      	cmp	r3, #71	; 0x47
 800e804:	4680      	mov	r8, r0
 800e806:	d108      	bne.n	800e81a <_printf_float+0x13e>
 800e808:	1cc8      	adds	r0, r1, #3
 800e80a:	db02      	blt.n	800e812 <_printf_float+0x136>
 800e80c:	6863      	ldr	r3, [r4, #4]
 800e80e:	4299      	cmp	r1, r3
 800e810:	dd41      	ble.n	800e896 <_printf_float+0x1ba>
 800e812:	f1ab 0302 	sub.w	r3, fp, #2
 800e816:	fa5f fb83 	uxtb.w	fp, r3
 800e81a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e81e:	d820      	bhi.n	800e862 <_printf_float+0x186>
 800e820:	3901      	subs	r1, #1
 800e822:	465a      	mov	r2, fp
 800e824:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e828:	9109      	str	r1, [sp, #36]	; 0x24
 800e82a:	f7ff ff19 	bl	800e660 <__exponent>
 800e82e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e830:	1813      	adds	r3, r2, r0
 800e832:	2a01      	cmp	r2, #1
 800e834:	4681      	mov	r9, r0
 800e836:	6123      	str	r3, [r4, #16]
 800e838:	dc02      	bgt.n	800e840 <_printf_float+0x164>
 800e83a:	6822      	ldr	r2, [r4, #0]
 800e83c:	07d2      	lsls	r2, r2, #31
 800e83e:	d501      	bpl.n	800e844 <_printf_float+0x168>
 800e840:	3301      	adds	r3, #1
 800e842:	6123      	str	r3, [r4, #16]
 800e844:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d09c      	beq.n	800e786 <_printf_float+0xaa>
 800e84c:	232d      	movs	r3, #45	; 0x2d
 800e84e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e852:	e798      	b.n	800e786 <_printf_float+0xaa>
 800e854:	9a06      	ldr	r2, [sp, #24]
 800e856:	2a47      	cmp	r2, #71	; 0x47
 800e858:	d1be      	bne.n	800e7d8 <_printf_float+0xfc>
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d1bc      	bne.n	800e7d8 <_printf_float+0xfc>
 800e85e:	2301      	movs	r3, #1
 800e860:	e7b9      	b.n	800e7d6 <_printf_float+0xfa>
 800e862:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e866:	d118      	bne.n	800e89a <_printf_float+0x1be>
 800e868:	2900      	cmp	r1, #0
 800e86a:	6863      	ldr	r3, [r4, #4]
 800e86c:	dd0b      	ble.n	800e886 <_printf_float+0x1aa>
 800e86e:	6121      	str	r1, [r4, #16]
 800e870:	b913      	cbnz	r3, 800e878 <_printf_float+0x19c>
 800e872:	6822      	ldr	r2, [r4, #0]
 800e874:	07d0      	lsls	r0, r2, #31
 800e876:	d502      	bpl.n	800e87e <_printf_float+0x1a2>
 800e878:	3301      	adds	r3, #1
 800e87a:	440b      	add	r3, r1
 800e87c:	6123      	str	r3, [r4, #16]
 800e87e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e880:	f04f 0900 	mov.w	r9, #0
 800e884:	e7de      	b.n	800e844 <_printf_float+0x168>
 800e886:	b913      	cbnz	r3, 800e88e <_printf_float+0x1b2>
 800e888:	6822      	ldr	r2, [r4, #0]
 800e88a:	07d2      	lsls	r2, r2, #31
 800e88c:	d501      	bpl.n	800e892 <_printf_float+0x1b6>
 800e88e:	3302      	adds	r3, #2
 800e890:	e7f4      	b.n	800e87c <_printf_float+0x1a0>
 800e892:	2301      	movs	r3, #1
 800e894:	e7f2      	b.n	800e87c <_printf_float+0x1a0>
 800e896:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e89a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e89c:	4299      	cmp	r1, r3
 800e89e:	db05      	blt.n	800e8ac <_printf_float+0x1d0>
 800e8a0:	6823      	ldr	r3, [r4, #0]
 800e8a2:	6121      	str	r1, [r4, #16]
 800e8a4:	07d8      	lsls	r0, r3, #31
 800e8a6:	d5ea      	bpl.n	800e87e <_printf_float+0x1a2>
 800e8a8:	1c4b      	adds	r3, r1, #1
 800e8aa:	e7e7      	b.n	800e87c <_printf_float+0x1a0>
 800e8ac:	2900      	cmp	r1, #0
 800e8ae:	bfd4      	ite	le
 800e8b0:	f1c1 0202 	rsble	r2, r1, #2
 800e8b4:	2201      	movgt	r2, #1
 800e8b6:	4413      	add	r3, r2
 800e8b8:	e7e0      	b.n	800e87c <_printf_float+0x1a0>
 800e8ba:	6823      	ldr	r3, [r4, #0]
 800e8bc:	055a      	lsls	r2, r3, #21
 800e8be:	d407      	bmi.n	800e8d0 <_printf_float+0x1f4>
 800e8c0:	6923      	ldr	r3, [r4, #16]
 800e8c2:	4642      	mov	r2, r8
 800e8c4:	4631      	mov	r1, r6
 800e8c6:	4628      	mov	r0, r5
 800e8c8:	47b8      	blx	r7
 800e8ca:	3001      	adds	r0, #1
 800e8cc:	d12c      	bne.n	800e928 <_printf_float+0x24c>
 800e8ce:	e764      	b.n	800e79a <_printf_float+0xbe>
 800e8d0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e8d4:	f240 80e0 	bls.w	800ea98 <_printf_float+0x3bc>
 800e8d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e8dc:	2200      	movs	r2, #0
 800e8de:	2300      	movs	r3, #0
 800e8e0:	f7f2 f962 	bl	8000ba8 <__aeabi_dcmpeq>
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	d034      	beq.n	800e952 <_printf_float+0x276>
 800e8e8:	4a37      	ldr	r2, [pc, #220]	; (800e9c8 <_printf_float+0x2ec>)
 800e8ea:	2301      	movs	r3, #1
 800e8ec:	4631      	mov	r1, r6
 800e8ee:	4628      	mov	r0, r5
 800e8f0:	47b8      	blx	r7
 800e8f2:	3001      	adds	r0, #1
 800e8f4:	f43f af51 	beq.w	800e79a <_printf_float+0xbe>
 800e8f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e8fc:	429a      	cmp	r2, r3
 800e8fe:	db02      	blt.n	800e906 <_printf_float+0x22a>
 800e900:	6823      	ldr	r3, [r4, #0]
 800e902:	07d8      	lsls	r0, r3, #31
 800e904:	d510      	bpl.n	800e928 <_printf_float+0x24c>
 800e906:	ee18 3a10 	vmov	r3, s16
 800e90a:	4652      	mov	r2, sl
 800e90c:	4631      	mov	r1, r6
 800e90e:	4628      	mov	r0, r5
 800e910:	47b8      	blx	r7
 800e912:	3001      	adds	r0, #1
 800e914:	f43f af41 	beq.w	800e79a <_printf_float+0xbe>
 800e918:	f04f 0800 	mov.w	r8, #0
 800e91c:	f104 091a 	add.w	r9, r4, #26
 800e920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e922:	3b01      	subs	r3, #1
 800e924:	4543      	cmp	r3, r8
 800e926:	dc09      	bgt.n	800e93c <_printf_float+0x260>
 800e928:	6823      	ldr	r3, [r4, #0]
 800e92a:	079b      	lsls	r3, r3, #30
 800e92c:	f100 8107 	bmi.w	800eb3e <_printf_float+0x462>
 800e930:	68e0      	ldr	r0, [r4, #12]
 800e932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e934:	4298      	cmp	r0, r3
 800e936:	bfb8      	it	lt
 800e938:	4618      	movlt	r0, r3
 800e93a:	e730      	b.n	800e79e <_printf_float+0xc2>
 800e93c:	2301      	movs	r3, #1
 800e93e:	464a      	mov	r2, r9
 800e940:	4631      	mov	r1, r6
 800e942:	4628      	mov	r0, r5
 800e944:	47b8      	blx	r7
 800e946:	3001      	adds	r0, #1
 800e948:	f43f af27 	beq.w	800e79a <_printf_float+0xbe>
 800e94c:	f108 0801 	add.w	r8, r8, #1
 800e950:	e7e6      	b.n	800e920 <_printf_float+0x244>
 800e952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e954:	2b00      	cmp	r3, #0
 800e956:	dc39      	bgt.n	800e9cc <_printf_float+0x2f0>
 800e958:	4a1b      	ldr	r2, [pc, #108]	; (800e9c8 <_printf_float+0x2ec>)
 800e95a:	2301      	movs	r3, #1
 800e95c:	4631      	mov	r1, r6
 800e95e:	4628      	mov	r0, r5
 800e960:	47b8      	blx	r7
 800e962:	3001      	adds	r0, #1
 800e964:	f43f af19 	beq.w	800e79a <_printf_float+0xbe>
 800e968:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e96c:	4313      	orrs	r3, r2
 800e96e:	d102      	bne.n	800e976 <_printf_float+0x29a>
 800e970:	6823      	ldr	r3, [r4, #0]
 800e972:	07d9      	lsls	r1, r3, #31
 800e974:	d5d8      	bpl.n	800e928 <_printf_float+0x24c>
 800e976:	ee18 3a10 	vmov	r3, s16
 800e97a:	4652      	mov	r2, sl
 800e97c:	4631      	mov	r1, r6
 800e97e:	4628      	mov	r0, r5
 800e980:	47b8      	blx	r7
 800e982:	3001      	adds	r0, #1
 800e984:	f43f af09 	beq.w	800e79a <_printf_float+0xbe>
 800e988:	f04f 0900 	mov.w	r9, #0
 800e98c:	f104 0a1a 	add.w	sl, r4, #26
 800e990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e992:	425b      	negs	r3, r3
 800e994:	454b      	cmp	r3, r9
 800e996:	dc01      	bgt.n	800e99c <_printf_float+0x2c0>
 800e998:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e99a:	e792      	b.n	800e8c2 <_printf_float+0x1e6>
 800e99c:	2301      	movs	r3, #1
 800e99e:	4652      	mov	r2, sl
 800e9a0:	4631      	mov	r1, r6
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	47b8      	blx	r7
 800e9a6:	3001      	adds	r0, #1
 800e9a8:	f43f aef7 	beq.w	800e79a <_printf_float+0xbe>
 800e9ac:	f109 0901 	add.w	r9, r9, #1
 800e9b0:	e7ee      	b.n	800e990 <_printf_float+0x2b4>
 800e9b2:	bf00      	nop
 800e9b4:	7fefffff 	.word	0x7fefffff
 800e9b8:	08012563 	.word	0x08012563
 800e9bc:	08012567 	.word	0x08012567
 800e9c0:	0801256b 	.word	0x0801256b
 800e9c4:	0801256f 	.word	0x0801256f
 800e9c8:	08012573 	.word	0x08012573
 800e9cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e9ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9d0:	429a      	cmp	r2, r3
 800e9d2:	bfa8      	it	ge
 800e9d4:	461a      	movge	r2, r3
 800e9d6:	2a00      	cmp	r2, #0
 800e9d8:	4691      	mov	r9, r2
 800e9da:	dc37      	bgt.n	800ea4c <_printf_float+0x370>
 800e9dc:	f04f 0b00 	mov.w	fp, #0
 800e9e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9e4:	f104 021a 	add.w	r2, r4, #26
 800e9e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9ea:	9305      	str	r3, [sp, #20]
 800e9ec:	eba3 0309 	sub.w	r3, r3, r9
 800e9f0:	455b      	cmp	r3, fp
 800e9f2:	dc33      	bgt.n	800ea5c <_printf_float+0x380>
 800e9f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	db3b      	blt.n	800ea74 <_printf_float+0x398>
 800e9fc:	6823      	ldr	r3, [r4, #0]
 800e9fe:	07da      	lsls	r2, r3, #31
 800ea00:	d438      	bmi.n	800ea74 <_printf_float+0x398>
 800ea02:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ea06:	eba2 0903 	sub.w	r9, r2, r3
 800ea0a:	9b05      	ldr	r3, [sp, #20]
 800ea0c:	1ad2      	subs	r2, r2, r3
 800ea0e:	4591      	cmp	r9, r2
 800ea10:	bfa8      	it	ge
 800ea12:	4691      	movge	r9, r2
 800ea14:	f1b9 0f00 	cmp.w	r9, #0
 800ea18:	dc35      	bgt.n	800ea86 <_printf_float+0x3aa>
 800ea1a:	f04f 0800 	mov.w	r8, #0
 800ea1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea22:	f104 0a1a 	add.w	sl, r4, #26
 800ea26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea2a:	1a9b      	subs	r3, r3, r2
 800ea2c:	eba3 0309 	sub.w	r3, r3, r9
 800ea30:	4543      	cmp	r3, r8
 800ea32:	f77f af79 	ble.w	800e928 <_printf_float+0x24c>
 800ea36:	2301      	movs	r3, #1
 800ea38:	4652      	mov	r2, sl
 800ea3a:	4631      	mov	r1, r6
 800ea3c:	4628      	mov	r0, r5
 800ea3e:	47b8      	blx	r7
 800ea40:	3001      	adds	r0, #1
 800ea42:	f43f aeaa 	beq.w	800e79a <_printf_float+0xbe>
 800ea46:	f108 0801 	add.w	r8, r8, #1
 800ea4a:	e7ec      	b.n	800ea26 <_printf_float+0x34a>
 800ea4c:	4613      	mov	r3, r2
 800ea4e:	4631      	mov	r1, r6
 800ea50:	4642      	mov	r2, r8
 800ea52:	4628      	mov	r0, r5
 800ea54:	47b8      	blx	r7
 800ea56:	3001      	adds	r0, #1
 800ea58:	d1c0      	bne.n	800e9dc <_printf_float+0x300>
 800ea5a:	e69e      	b.n	800e79a <_printf_float+0xbe>
 800ea5c:	2301      	movs	r3, #1
 800ea5e:	4631      	mov	r1, r6
 800ea60:	4628      	mov	r0, r5
 800ea62:	9205      	str	r2, [sp, #20]
 800ea64:	47b8      	blx	r7
 800ea66:	3001      	adds	r0, #1
 800ea68:	f43f ae97 	beq.w	800e79a <_printf_float+0xbe>
 800ea6c:	9a05      	ldr	r2, [sp, #20]
 800ea6e:	f10b 0b01 	add.w	fp, fp, #1
 800ea72:	e7b9      	b.n	800e9e8 <_printf_float+0x30c>
 800ea74:	ee18 3a10 	vmov	r3, s16
 800ea78:	4652      	mov	r2, sl
 800ea7a:	4631      	mov	r1, r6
 800ea7c:	4628      	mov	r0, r5
 800ea7e:	47b8      	blx	r7
 800ea80:	3001      	adds	r0, #1
 800ea82:	d1be      	bne.n	800ea02 <_printf_float+0x326>
 800ea84:	e689      	b.n	800e79a <_printf_float+0xbe>
 800ea86:	9a05      	ldr	r2, [sp, #20]
 800ea88:	464b      	mov	r3, r9
 800ea8a:	4442      	add	r2, r8
 800ea8c:	4631      	mov	r1, r6
 800ea8e:	4628      	mov	r0, r5
 800ea90:	47b8      	blx	r7
 800ea92:	3001      	adds	r0, #1
 800ea94:	d1c1      	bne.n	800ea1a <_printf_float+0x33e>
 800ea96:	e680      	b.n	800e79a <_printf_float+0xbe>
 800ea98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea9a:	2a01      	cmp	r2, #1
 800ea9c:	dc01      	bgt.n	800eaa2 <_printf_float+0x3c6>
 800ea9e:	07db      	lsls	r3, r3, #31
 800eaa0:	d53a      	bpl.n	800eb18 <_printf_float+0x43c>
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	4642      	mov	r2, r8
 800eaa6:	4631      	mov	r1, r6
 800eaa8:	4628      	mov	r0, r5
 800eaaa:	47b8      	blx	r7
 800eaac:	3001      	adds	r0, #1
 800eaae:	f43f ae74 	beq.w	800e79a <_printf_float+0xbe>
 800eab2:	ee18 3a10 	vmov	r3, s16
 800eab6:	4652      	mov	r2, sl
 800eab8:	4631      	mov	r1, r6
 800eaba:	4628      	mov	r0, r5
 800eabc:	47b8      	blx	r7
 800eabe:	3001      	adds	r0, #1
 800eac0:	f43f ae6b 	beq.w	800e79a <_printf_float+0xbe>
 800eac4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eac8:	2200      	movs	r2, #0
 800eaca:	2300      	movs	r3, #0
 800eacc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800ead0:	f7f2 f86a 	bl	8000ba8 <__aeabi_dcmpeq>
 800ead4:	b9d8      	cbnz	r0, 800eb0e <_printf_float+0x432>
 800ead6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800eada:	f108 0201 	add.w	r2, r8, #1
 800eade:	4631      	mov	r1, r6
 800eae0:	4628      	mov	r0, r5
 800eae2:	47b8      	blx	r7
 800eae4:	3001      	adds	r0, #1
 800eae6:	d10e      	bne.n	800eb06 <_printf_float+0x42a>
 800eae8:	e657      	b.n	800e79a <_printf_float+0xbe>
 800eaea:	2301      	movs	r3, #1
 800eaec:	4652      	mov	r2, sl
 800eaee:	4631      	mov	r1, r6
 800eaf0:	4628      	mov	r0, r5
 800eaf2:	47b8      	blx	r7
 800eaf4:	3001      	adds	r0, #1
 800eaf6:	f43f ae50 	beq.w	800e79a <_printf_float+0xbe>
 800eafa:	f108 0801 	add.w	r8, r8, #1
 800eafe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb00:	3b01      	subs	r3, #1
 800eb02:	4543      	cmp	r3, r8
 800eb04:	dcf1      	bgt.n	800eaea <_printf_float+0x40e>
 800eb06:	464b      	mov	r3, r9
 800eb08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eb0c:	e6da      	b.n	800e8c4 <_printf_float+0x1e8>
 800eb0e:	f04f 0800 	mov.w	r8, #0
 800eb12:	f104 0a1a 	add.w	sl, r4, #26
 800eb16:	e7f2      	b.n	800eafe <_printf_float+0x422>
 800eb18:	2301      	movs	r3, #1
 800eb1a:	4642      	mov	r2, r8
 800eb1c:	e7df      	b.n	800eade <_printf_float+0x402>
 800eb1e:	2301      	movs	r3, #1
 800eb20:	464a      	mov	r2, r9
 800eb22:	4631      	mov	r1, r6
 800eb24:	4628      	mov	r0, r5
 800eb26:	47b8      	blx	r7
 800eb28:	3001      	adds	r0, #1
 800eb2a:	f43f ae36 	beq.w	800e79a <_printf_float+0xbe>
 800eb2e:	f108 0801 	add.w	r8, r8, #1
 800eb32:	68e3      	ldr	r3, [r4, #12]
 800eb34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb36:	1a5b      	subs	r3, r3, r1
 800eb38:	4543      	cmp	r3, r8
 800eb3a:	dcf0      	bgt.n	800eb1e <_printf_float+0x442>
 800eb3c:	e6f8      	b.n	800e930 <_printf_float+0x254>
 800eb3e:	f04f 0800 	mov.w	r8, #0
 800eb42:	f104 0919 	add.w	r9, r4, #25
 800eb46:	e7f4      	b.n	800eb32 <_printf_float+0x456>

0800eb48 <_printf_common>:
 800eb48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb4c:	4616      	mov	r6, r2
 800eb4e:	4699      	mov	r9, r3
 800eb50:	688a      	ldr	r2, [r1, #8]
 800eb52:	690b      	ldr	r3, [r1, #16]
 800eb54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb58:	4293      	cmp	r3, r2
 800eb5a:	bfb8      	it	lt
 800eb5c:	4613      	movlt	r3, r2
 800eb5e:	6033      	str	r3, [r6, #0]
 800eb60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb64:	4607      	mov	r7, r0
 800eb66:	460c      	mov	r4, r1
 800eb68:	b10a      	cbz	r2, 800eb6e <_printf_common+0x26>
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	6033      	str	r3, [r6, #0]
 800eb6e:	6823      	ldr	r3, [r4, #0]
 800eb70:	0699      	lsls	r1, r3, #26
 800eb72:	bf42      	ittt	mi
 800eb74:	6833      	ldrmi	r3, [r6, #0]
 800eb76:	3302      	addmi	r3, #2
 800eb78:	6033      	strmi	r3, [r6, #0]
 800eb7a:	6825      	ldr	r5, [r4, #0]
 800eb7c:	f015 0506 	ands.w	r5, r5, #6
 800eb80:	d106      	bne.n	800eb90 <_printf_common+0x48>
 800eb82:	f104 0a19 	add.w	sl, r4, #25
 800eb86:	68e3      	ldr	r3, [r4, #12]
 800eb88:	6832      	ldr	r2, [r6, #0]
 800eb8a:	1a9b      	subs	r3, r3, r2
 800eb8c:	42ab      	cmp	r3, r5
 800eb8e:	dc26      	bgt.n	800ebde <_printf_common+0x96>
 800eb90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb94:	1e13      	subs	r3, r2, #0
 800eb96:	6822      	ldr	r2, [r4, #0]
 800eb98:	bf18      	it	ne
 800eb9a:	2301      	movne	r3, #1
 800eb9c:	0692      	lsls	r2, r2, #26
 800eb9e:	d42b      	bmi.n	800ebf8 <_printf_common+0xb0>
 800eba0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eba4:	4649      	mov	r1, r9
 800eba6:	4638      	mov	r0, r7
 800eba8:	47c0      	blx	r8
 800ebaa:	3001      	adds	r0, #1
 800ebac:	d01e      	beq.n	800ebec <_printf_common+0xa4>
 800ebae:	6823      	ldr	r3, [r4, #0]
 800ebb0:	6922      	ldr	r2, [r4, #16]
 800ebb2:	f003 0306 	and.w	r3, r3, #6
 800ebb6:	2b04      	cmp	r3, #4
 800ebb8:	bf02      	ittt	eq
 800ebba:	68e5      	ldreq	r5, [r4, #12]
 800ebbc:	6833      	ldreq	r3, [r6, #0]
 800ebbe:	1aed      	subeq	r5, r5, r3
 800ebc0:	68a3      	ldr	r3, [r4, #8]
 800ebc2:	bf0c      	ite	eq
 800ebc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebc8:	2500      	movne	r5, #0
 800ebca:	4293      	cmp	r3, r2
 800ebcc:	bfc4      	itt	gt
 800ebce:	1a9b      	subgt	r3, r3, r2
 800ebd0:	18ed      	addgt	r5, r5, r3
 800ebd2:	2600      	movs	r6, #0
 800ebd4:	341a      	adds	r4, #26
 800ebd6:	42b5      	cmp	r5, r6
 800ebd8:	d11a      	bne.n	800ec10 <_printf_common+0xc8>
 800ebda:	2000      	movs	r0, #0
 800ebdc:	e008      	b.n	800ebf0 <_printf_common+0xa8>
 800ebde:	2301      	movs	r3, #1
 800ebe0:	4652      	mov	r2, sl
 800ebe2:	4649      	mov	r1, r9
 800ebe4:	4638      	mov	r0, r7
 800ebe6:	47c0      	blx	r8
 800ebe8:	3001      	adds	r0, #1
 800ebea:	d103      	bne.n	800ebf4 <_printf_common+0xac>
 800ebec:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebf4:	3501      	adds	r5, #1
 800ebf6:	e7c6      	b.n	800eb86 <_printf_common+0x3e>
 800ebf8:	18e1      	adds	r1, r4, r3
 800ebfa:	1c5a      	adds	r2, r3, #1
 800ebfc:	2030      	movs	r0, #48	; 0x30
 800ebfe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ec02:	4422      	add	r2, r4
 800ec04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ec08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec0c:	3302      	adds	r3, #2
 800ec0e:	e7c7      	b.n	800eba0 <_printf_common+0x58>
 800ec10:	2301      	movs	r3, #1
 800ec12:	4622      	mov	r2, r4
 800ec14:	4649      	mov	r1, r9
 800ec16:	4638      	mov	r0, r7
 800ec18:	47c0      	blx	r8
 800ec1a:	3001      	adds	r0, #1
 800ec1c:	d0e6      	beq.n	800ebec <_printf_common+0xa4>
 800ec1e:	3601      	adds	r6, #1
 800ec20:	e7d9      	b.n	800ebd6 <_printf_common+0x8e>
	...

0800ec24 <_printf_i>:
 800ec24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec28:	7e0f      	ldrb	r7, [r1, #24]
 800ec2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ec2c:	2f78      	cmp	r7, #120	; 0x78
 800ec2e:	4691      	mov	r9, r2
 800ec30:	4680      	mov	r8, r0
 800ec32:	460c      	mov	r4, r1
 800ec34:	469a      	mov	sl, r3
 800ec36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ec3a:	d807      	bhi.n	800ec4c <_printf_i+0x28>
 800ec3c:	2f62      	cmp	r7, #98	; 0x62
 800ec3e:	d80a      	bhi.n	800ec56 <_printf_i+0x32>
 800ec40:	2f00      	cmp	r7, #0
 800ec42:	f000 80d4 	beq.w	800edee <_printf_i+0x1ca>
 800ec46:	2f58      	cmp	r7, #88	; 0x58
 800ec48:	f000 80c0 	beq.w	800edcc <_printf_i+0x1a8>
 800ec4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec54:	e03a      	b.n	800eccc <_printf_i+0xa8>
 800ec56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec5a:	2b15      	cmp	r3, #21
 800ec5c:	d8f6      	bhi.n	800ec4c <_printf_i+0x28>
 800ec5e:	a101      	add	r1, pc, #4	; (adr r1, 800ec64 <_printf_i+0x40>)
 800ec60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec64:	0800ecbd 	.word	0x0800ecbd
 800ec68:	0800ecd1 	.word	0x0800ecd1
 800ec6c:	0800ec4d 	.word	0x0800ec4d
 800ec70:	0800ec4d 	.word	0x0800ec4d
 800ec74:	0800ec4d 	.word	0x0800ec4d
 800ec78:	0800ec4d 	.word	0x0800ec4d
 800ec7c:	0800ecd1 	.word	0x0800ecd1
 800ec80:	0800ec4d 	.word	0x0800ec4d
 800ec84:	0800ec4d 	.word	0x0800ec4d
 800ec88:	0800ec4d 	.word	0x0800ec4d
 800ec8c:	0800ec4d 	.word	0x0800ec4d
 800ec90:	0800edd5 	.word	0x0800edd5
 800ec94:	0800ecfd 	.word	0x0800ecfd
 800ec98:	0800ed8f 	.word	0x0800ed8f
 800ec9c:	0800ec4d 	.word	0x0800ec4d
 800eca0:	0800ec4d 	.word	0x0800ec4d
 800eca4:	0800edf7 	.word	0x0800edf7
 800eca8:	0800ec4d 	.word	0x0800ec4d
 800ecac:	0800ecfd 	.word	0x0800ecfd
 800ecb0:	0800ec4d 	.word	0x0800ec4d
 800ecb4:	0800ec4d 	.word	0x0800ec4d
 800ecb8:	0800ed97 	.word	0x0800ed97
 800ecbc:	682b      	ldr	r3, [r5, #0]
 800ecbe:	1d1a      	adds	r2, r3, #4
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	602a      	str	r2, [r5, #0]
 800ecc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ecc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eccc:	2301      	movs	r3, #1
 800ecce:	e09f      	b.n	800ee10 <_printf_i+0x1ec>
 800ecd0:	6820      	ldr	r0, [r4, #0]
 800ecd2:	682b      	ldr	r3, [r5, #0]
 800ecd4:	0607      	lsls	r7, r0, #24
 800ecd6:	f103 0104 	add.w	r1, r3, #4
 800ecda:	6029      	str	r1, [r5, #0]
 800ecdc:	d501      	bpl.n	800ece2 <_printf_i+0xbe>
 800ecde:	681e      	ldr	r6, [r3, #0]
 800ece0:	e003      	b.n	800ecea <_printf_i+0xc6>
 800ece2:	0646      	lsls	r6, r0, #25
 800ece4:	d5fb      	bpl.n	800ecde <_printf_i+0xba>
 800ece6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ecea:	2e00      	cmp	r6, #0
 800ecec:	da03      	bge.n	800ecf6 <_printf_i+0xd2>
 800ecee:	232d      	movs	r3, #45	; 0x2d
 800ecf0:	4276      	negs	r6, r6
 800ecf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecf6:	485a      	ldr	r0, [pc, #360]	; (800ee60 <_printf_i+0x23c>)
 800ecf8:	230a      	movs	r3, #10
 800ecfa:	e012      	b.n	800ed22 <_printf_i+0xfe>
 800ecfc:	682b      	ldr	r3, [r5, #0]
 800ecfe:	6820      	ldr	r0, [r4, #0]
 800ed00:	1d19      	adds	r1, r3, #4
 800ed02:	6029      	str	r1, [r5, #0]
 800ed04:	0605      	lsls	r5, r0, #24
 800ed06:	d501      	bpl.n	800ed0c <_printf_i+0xe8>
 800ed08:	681e      	ldr	r6, [r3, #0]
 800ed0a:	e002      	b.n	800ed12 <_printf_i+0xee>
 800ed0c:	0641      	lsls	r1, r0, #25
 800ed0e:	d5fb      	bpl.n	800ed08 <_printf_i+0xe4>
 800ed10:	881e      	ldrh	r6, [r3, #0]
 800ed12:	4853      	ldr	r0, [pc, #332]	; (800ee60 <_printf_i+0x23c>)
 800ed14:	2f6f      	cmp	r7, #111	; 0x6f
 800ed16:	bf0c      	ite	eq
 800ed18:	2308      	moveq	r3, #8
 800ed1a:	230a      	movne	r3, #10
 800ed1c:	2100      	movs	r1, #0
 800ed1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed22:	6865      	ldr	r5, [r4, #4]
 800ed24:	60a5      	str	r5, [r4, #8]
 800ed26:	2d00      	cmp	r5, #0
 800ed28:	bfa2      	ittt	ge
 800ed2a:	6821      	ldrge	r1, [r4, #0]
 800ed2c:	f021 0104 	bicge.w	r1, r1, #4
 800ed30:	6021      	strge	r1, [r4, #0]
 800ed32:	b90e      	cbnz	r6, 800ed38 <_printf_i+0x114>
 800ed34:	2d00      	cmp	r5, #0
 800ed36:	d04b      	beq.n	800edd0 <_printf_i+0x1ac>
 800ed38:	4615      	mov	r5, r2
 800ed3a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ed3e:	fb03 6711 	mls	r7, r3, r1, r6
 800ed42:	5dc7      	ldrb	r7, [r0, r7]
 800ed44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ed48:	4637      	mov	r7, r6
 800ed4a:	42bb      	cmp	r3, r7
 800ed4c:	460e      	mov	r6, r1
 800ed4e:	d9f4      	bls.n	800ed3a <_printf_i+0x116>
 800ed50:	2b08      	cmp	r3, #8
 800ed52:	d10b      	bne.n	800ed6c <_printf_i+0x148>
 800ed54:	6823      	ldr	r3, [r4, #0]
 800ed56:	07de      	lsls	r6, r3, #31
 800ed58:	d508      	bpl.n	800ed6c <_printf_i+0x148>
 800ed5a:	6923      	ldr	r3, [r4, #16]
 800ed5c:	6861      	ldr	r1, [r4, #4]
 800ed5e:	4299      	cmp	r1, r3
 800ed60:	bfde      	ittt	le
 800ed62:	2330      	movle	r3, #48	; 0x30
 800ed64:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed68:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ed6c:	1b52      	subs	r2, r2, r5
 800ed6e:	6122      	str	r2, [r4, #16]
 800ed70:	f8cd a000 	str.w	sl, [sp]
 800ed74:	464b      	mov	r3, r9
 800ed76:	aa03      	add	r2, sp, #12
 800ed78:	4621      	mov	r1, r4
 800ed7a:	4640      	mov	r0, r8
 800ed7c:	f7ff fee4 	bl	800eb48 <_printf_common>
 800ed80:	3001      	adds	r0, #1
 800ed82:	d14a      	bne.n	800ee1a <_printf_i+0x1f6>
 800ed84:	f04f 30ff 	mov.w	r0, #4294967295
 800ed88:	b004      	add	sp, #16
 800ed8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed8e:	6823      	ldr	r3, [r4, #0]
 800ed90:	f043 0320 	orr.w	r3, r3, #32
 800ed94:	6023      	str	r3, [r4, #0]
 800ed96:	4833      	ldr	r0, [pc, #204]	; (800ee64 <_printf_i+0x240>)
 800ed98:	2778      	movs	r7, #120	; 0x78
 800ed9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ed9e:	6823      	ldr	r3, [r4, #0]
 800eda0:	6829      	ldr	r1, [r5, #0]
 800eda2:	061f      	lsls	r7, r3, #24
 800eda4:	f851 6b04 	ldr.w	r6, [r1], #4
 800eda8:	d402      	bmi.n	800edb0 <_printf_i+0x18c>
 800edaa:	065f      	lsls	r7, r3, #25
 800edac:	bf48      	it	mi
 800edae:	b2b6      	uxthmi	r6, r6
 800edb0:	07df      	lsls	r7, r3, #31
 800edb2:	bf48      	it	mi
 800edb4:	f043 0320 	orrmi.w	r3, r3, #32
 800edb8:	6029      	str	r1, [r5, #0]
 800edba:	bf48      	it	mi
 800edbc:	6023      	strmi	r3, [r4, #0]
 800edbe:	b91e      	cbnz	r6, 800edc8 <_printf_i+0x1a4>
 800edc0:	6823      	ldr	r3, [r4, #0]
 800edc2:	f023 0320 	bic.w	r3, r3, #32
 800edc6:	6023      	str	r3, [r4, #0]
 800edc8:	2310      	movs	r3, #16
 800edca:	e7a7      	b.n	800ed1c <_printf_i+0xf8>
 800edcc:	4824      	ldr	r0, [pc, #144]	; (800ee60 <_printf_i+0x23c>)
 800edce:	e7e4      	b.n	800ed9a <_printf_i+0x176>
 800edd0:	4615      	mov	r5, r2
 800edd2:	e7bd      	b.n	800ed50 <_printf_i+0x12c>
 800edd4:	682b      	ldr	r3, [r5, #0]
 800edd6:	6826      	ldr	r6, [r4, #0]
 800edd8:	6961      	ldr	r1, [r4, #20]
 800edda:	1d18      	adds	r0, r3, #4
 800eddc:	6028      	str	r0, [r5, #0]
 800edde:	0635      	lsls	r5, r6, #24
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	d501      	bpl.n	800ede8 <_printf_i+0x1c4>
 800ede4:	6019      	str	r1, [r3, #0]
 800ede6:	e002      	b.n	800edee <_printf_i+0x1ca>
 800ede8:	0670      	lsls	r0, r6, #25
 800edea:	d5fb      	bpl.n	800ede4 <_printf_i+0x1c0>
 800edec:	8019      	strh	r1, [r3, #0]
 800edee:	2300      	movs	r3, #0
 800edf0:	6123      	str	r3, [r4, #16]
 800edf2:	4615      	mov	r5, r2
 800edf4:	e7bc      	b.n	800ed70 <_printf_i+0x14c>
 800edf6:	682b      	ldr	r3, [r5, #0]
 800edf8:	1d1a      	adds	r2, r3, #4
 800edfa:	602a      	str	r2, [r5, #0]
 800edfc:	681d      	ldr	r5, [r3, #0]
 800edfe:	6862      	ldr	r2, [r4, #4]
 800ee00:	2100      	movs	r1, #0
 800ee02:	4628      	mov	r0, r5
 800ee04:	f7f1 fa54 	bl	80002b0 <memchr>
 800ee08:	b108      	cbz	r0, 800ee0e <_printf_i+0x1ea>
 800ee0a:	1b40      	subs	r0, r0, r5
 800ee0c:	6060      	str	r0, [r4, #4]
 800ee0e:	6863      	ldr	r3, [r4, #4]
 800ee10:	6123      	str	r3, [r4, #16]
 800ee12:	2300      	movs	r3, #0
 800ee14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee18:	e7aa      	b.n	800ed70 <_printf_i+0x14c>
 800ee1a:	6923      	ldr	r3, [r4, #16]
 800ee1c:	462a      	mov	r2, r5
 800ee1e:	4649      	mov	r1, r9
 800ee20:	4640      	mov	r0, r8
 800ee22:	47d0      	blx	sl
 800ee24:	3001      	adds	r0, #1
 800ee26:	d0ad      	beq.n	800ed84 <_printf_i+0x160>
 800ee28:	6823      	ldr	r3, [r4, #0]
 800ee2a:	079b      	lsls	r3, r3, #30
 800ee2c:	d413      	bmi.n	800ee56 <_printf_i+0x232>
 800ee2e:	68e0      	ldr	r0, [r4, #12]
 800ee30:	9b03      	ldr	r3, [sp, #12]
 800ee32:	4298      	cmp	r0, r3
 800ee34:	bfb8      	it	lt
 800ee36:	4618      	movlt	r0, r3
 800ee38:	e7a6      	b.n	800ed88 <_printf_i+0x164>
 800ee3a:	2301      	movs	r3, #1
 800ee3c:	4632      	mov	r2, r6
 800ee3e:	4649      	mov	r1, r9
 800ee40:	4640      	mov	r0, r8
 800ee42:	47d0      	blx	sl
 800ee44:	3001      	adds	r0, #1
 800ee46:	d09d      	beq.n	800ed84 <_printf_i+0x160>
 800ee48:	3501      	adds	r5, #1
 800ee4a:	68e3      	ldr	r3, [r4, #12]
 800ee4c:	9903      	ldr	r1, [sp, #12]
 800ee4e:	1a5b      	subs	r3, r3, r1
 800ee50:	42ab      	cmp	r3, r5
 800ee52:	dcf2      	bgt.n	800ee3a <_printf_i+0x216>
 800ee54:	e7eb      	b.n	800ee2e <_printf_i+0x20a>
 800ee56:	2500      	movs	r5, #0
 800ee58:	f104 0619 	add.w	r6, r4, #25
 800ee5c:	e7f5      	b.n	800ee4a <_printf_i+0x226>
 800ee5e:	bf00      	nop
 800ee60:	08012575 	.word	0x08012575
 800ee64:	08012586 	.word	0x08012586

0800ee68 <std>:
 800ee68:	2300      	movs	r3, #0
 800ee6a:	b510      	push	{r4, lr}
 800ee6c:	4604      	mov	r4, r0
 800ee6e:	e9c0 3300 	strd	r3, r3, [r0]
 800ee72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee76:	6083      	str	r3, [r0, #8]
 800ee78:	8181      	strh	r1, [r0, #12]
 800ee7a:	6643      	str	r3, [r0, #100]	; 0x64
 800ee7c:	81c2      	strh	r2, [r0, #14]
 800ee7e:	6183      	str	r3, [r0, #24]
 800ee80:	4619      	mov	r1, r3
 800ee82:	2208      	movs	r2, #8
 800ee84:	305c      	adds	r0, #92	; 0x5c
 800ee86:	f000 f938 	bl	800f0fa <memset>
 800ee8a:	4b0d      	ldr	r3, [pc, #52]	; (800eec0 <std+0x58>)
 800ee8c:	6263      	str	r3, [r4, #36]	; 0x24
 800ee8e:	4b0d      	ldr	r3, [pc, #52]	; (800eec4 <std+0x5c>)
 800ee90:	62a3      	str	r3, [r4, #40]	; 0x28
 800ee92:	4b0d      	ldr	r3, [pc, #52]	; (800eec8 <std+0x60>)
 800ee94:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ee96:	4b0d      	ldr	r3, [pc, #52]	; (800eecc <std+0x64>)
 800ee98:	6323      	str	r3, [r4, #48]	; 0x30
 800ee9a:	4b0d      	ldr	r3, [pc, #52]	; (800eed0 <std+0x68>)
 800ee9c:	6224      	str	r4, [r4, #32]
 800ee9e:	429c      	cmp	r4, r3
 800eea0:	d006      	beq.n	800eeb0 <std+0x48>
 800eea2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800eea6:	4294      	cmp	r4, r2
 800eea8:	d002      	beq.n	800eeb0 <std+0x48>
 800eeaa:	33d0      	adds	r3, #208	; 0xd0
 800eeac:	429c      	cmp	r4, r3
 800eeae:	d105      	bne.n	800eebc <std+0x54>
 800eeb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eeb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eeb8:	f000 b98a 	b.w	800f1d0 <__retarget_lock_init_recursive>
 800eebc:	bd10      	pop	{r4, pc}
 800eebe:	bf00      	nop
 800eec0:	0800f055 	.word	0x0800f055
 800eec4:	0800f077 	.word	0x0800f077
 800eec8:	0800f0af 	.word	0x0800f0af
 800eecc:	0800f0d3 	.word	0x0800f0d3
 800eed0:	2001a10c 	.word	0x2001a10c

0800eed4 <stdio_exit_handler>:
 800eed4:	4a02      	ldr	r2, [pc, #8]	; (800eee0 <stdio_exit_handler+0xc>)
 800eed6:	4903      	ldr	r1, [pc, #12]	; (800eee4 <stdio_exit_handler+0x10>)
 800eed8:	4803      	ldr	r0, [pc, #12]	; (800eee8 <stdio_exit_handler+0x14>)
 800eeda:	f000 b869 	b.w	800efb0 <_fwalk_sglue>
 800eede:	bf00      	nop
 800eee0:	2000001c 	.word	0x2000001c
 800eee4:	08010be1 	.word	0x08010be1
 800eee8:	20000194 	.word	0x20000194

0800eeec <cleanup_stdio>:
 800eeec:	6841      	ldr	r1, [r0, #4]
 800eeee:	4b0c      	ldr	r3, [pc, #48]	; (800ef20 <cleanup_stdio+0x34>)
 800eef0:	4299      	cmp	r1, r3
 800eef2:	b510      	push	{r4, lr}
 800eef4:	4604      	mov	r4, r0
 800eef6:	d001      	beq.n	800eefc <cleanup_stdio+0x10>
 800eef8:	f001 fe72 	bl	8010be0 <_fflush_r>
 800eefc:	68a1      	ldr	r1, [r4, #8]
 800eefe:	4b09      	ldr	r3, [pc, #36]	; (800ef24 <cleanup_stdio+0x38>)
 800ef00:	4299      	cmp	r1, r3
 800ef02:	d002      	beq.n	800ef0a <cleanup_stdio+0x1e>
 800ef04:	4620      	mov	r0, r4
 800ef06:	f001 fe6b 	bl	8010be0 <_fflush_r>
 800ef0a:	68e1      	ldr	r1, [r4, #12]
 800ef0c:	4b06      	ldr	r3, [pc, #24]	; (800ef28 <cleanup_stdio+0x3c>)
 800ef0e:	4299      	cmp	r1, r3
 800ef10:	d004      	beq.n	800ef1c <cleanup_stdio+0x30>
 800ef12:	4620      	mov	r0, r4
 800ef14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef18:	f001 be62 	b.w	8010be0 <_fflush_r>
 800ef1c:	bd10      	pop	{r4, pc}
 800ef1e:	bf00      	nop
 800ef20:	2001a10c 	.word	0x2001a10c
 800ef24:	2001a174 	.word	0x2001a174
 800ef28:	2001a1dc 	.word	0x2001a1dc

0800ef2c <global_stdio_init.part.0>:
 800ef2c:	b510      	push	{r4, lr}
 800ef2e:	4b0b      	ldr	r3, [pc, #44]	; (800ef5c <global_stdio_init.part.0+0x30>)
 800ef30:	4c0b      	ldr	r4, [pc, #44]	; (800ef60 <global_stdio_init.part.0+0x34>)
 800ef32:	4a0c      	ldr	r2, [pc, #48]	; (800ef64 <global_stdio_init.part.0+0x38>)
 800ef34:	601a      	str	r2, [r3, #0]
 800ef36:	4620      	mov	r0, r4
 800ef38:	2200      	movs	r2, #0
 800ef3a:	2104      	movs	r1, #4
 800ef3c:	f7ff ff94 	bl	800ee68 <std>
 800ef40:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ef44:	2201      	movs	r2, #1
 800ef46:	2109      	movs	r1, #9
 800ef48:	f7ff ff8e 	bl	800ee68 <std>
 800ef4c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ef50:	2202      	movs	r2, #2
 800ef52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef56:	2112      	movs	r1, #18
 800ef58:	f7ff bf86 	b.w	800ee68 <std>
 800ef5c:	2001a244 	.word	0x2001a244
 800ef60:	2001a10c 	.word	0x2001a10c
 800ef64:	0800eed5 	.word	0x0800eed5

0800ef68 <__sfp_lock_acquire>:
 800ef68:	4801      	ldr	r0, [pc, #4]	; (800ef70 <__sfp_lock_acquire+0x8>)
 800ef6a:	f000 b932 	b.w	800f1d2 <__retarget_lock_acquire_recursive>
 800ef6e:	bf00      	nop
 800ef70:	2001a24d 	.word	0x2001a24d

0800ef74 <__sfp_lock_release>:
 800ef74:	4801      	ldr	r0, [pc, #4]	; (800ef7c <__sfp_lock_release+0x8>)
 800ef76:	f000 b92d 	b.w	800f1d4 <__retarget_lock_release_recursive>
 800ef7a:	bf00      	nop
 800ef7c:	2001a24d 	.word	0x2001a24d

0800ef80 <__sinit>:
 800ef80:	b510      	push	{r4, lr}
 800ef82:	4604      	mov	r4, r0
 800ef84:	f7ff fff0 	bl	800ef68 <__sfp_lock_acquire>
 800ef88:	6a23      	ldr	r3, [r4, #32]
 800ef8a:	b11b      	cbz	r3, 800ef94 <__sinit+0x14>
 800ef8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef90:	f7ff bff0 	b.w	800ef74 <__sfp_lock_release>
 800ef94:	4b04      	ldr	r3, [pc, #16]	; (800efa8 <__sinit+0x28>)
 800ef96:	6223      	str	r3, [r4, #32]
 800ef98:	4b04      	ldr	r3, [pc, #16]	; (800efac <__sinit+0x2c>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d1f5      	bne.n	800ef8c <__sinit+0xc>
 800efa0:	f7ff ffc4 	bl	800ef2c <global_stdio_init.part.0>
 800efa4:	e7f2      	b.n	800ef8c <__sinit+0xc>
 800efa6:	bf00      	nop
 800efa8:	0800eeed 	.word	0x0800eeed
 800efac:	2001a244 	.word	0x2001a244

0800efb0 <_fwalk_sglue>:
 800efb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efb4:	4607      	mov	r7, r0
 800efb6:	4688      	mov	r8, r1
 800efb8:	4614      	mov	r4, r2
 800efba:	2600      	movs	r6, #0
 800efbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800efc0:	f1b9 0901 	subs.w	r9, r9, #1
 800efc4:	d505      	bpl.n	800efd2 <_fwalk_sglue+0x22>
 800efc6:	6824      	ldr	r4, [r4, #0]
 800efc8:	2c00      	cmp	r4, #0
 800efca:	d1f7      	bne.n	800efbc <_fwalk_sglue+0xc>
 800efcc:	4630      	mov	r0, r6
 800efce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efd2:	89ab      	ldrh	r3, [r5, #12]
 800efd4:	2b01      	cmp	r3, #1
 800efd6:	d907      	bls.n	800efe8 <_fwalk_sglue+0x38>
 800efd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800efdc:	3301      	adds	r3, #1
 800efde:	d003      	beq.n	800efe8 <_fwalk_sglue+0x38>
 800efe0:	4629      	mov	r1, r5
 800efe2:	4638      	mov	r0, r7
 800efe4:	47c0      	blx	r8
 800efe6:	4306      	orrs	r6, r0
 800efe8:	3568      	adds	r5, #104	; 0x68
 800efea:	e7e9      	b.n	800efc0 <_fwalk_sglue+0x10>

0800efec <sniprintf>:
 800efec:	b40c      	push	{r2, r3}
 800efee:	b530      	push	{r4, r5, lr}
 800eff0:	4b17      	ldr	r3, [pc, #92]	; (800f050 <sniprintf+0x64>)
 800eff2:	1e0c      	subs	r4, r1, #0
 800eff4:	681d      	ldr	r5, [r3, #0]
 800eff6:	b09d      	sub	sp, #116	; 0x74
 800eff8:	da08      	bge.n	800f00c <sniprintf+0x20>
 800effa:	238b      	movs	r3, #139	; 0x8b
 800effc:	602b      	str	r3, [r5, #0]
 800effe:	f04f 30ff 	mov.w	r0, #4294967295
 800f002:	b01d      	add	sp, #116	; 0x74
 800f004:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f008:	b002      	add	sp, #8
 800f00a:	4770      	bx	lr
 800f00c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f010:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f014:	bf14      	ite	ne
 800f016:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f01a:	4623      	moveq	r3, r4
 800f01c:	9304      	str	r3, [sp, #16]
 800f01e:	9307      	str	r3, [sp, #28]
 800f020:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f024:	9002      	str	r0, [sp, #8]
 800f026:	9006      	str	r0, [sp, #24]
 800f028:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f02c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f02e:	ab21      	add	r3, sp, #132	; 0x84
 800f030:	a902      	add	r1, sp, #8
 800f032:	4628      	mov	r0, r5
 800f034:	9301      	str	r3, [sp, #4]
 800f036:	f001 fc4f 	bl	80108d8 <_svfiprintf_r>
 800f03a:	1c43      	adds	r3, r0, #1
 800f03c:	bfbc      	itt	lt
 800f03e:	238b      	movlt	r3, #139	; 0x8b
 800f040:	602b      	strlt	r3, [r5, #0]
 800f042:	2c00      	cmp	r4, #0
 800f044:	d0dd      	beq.n	800f002 <sniprintf+0x16>
 800f046:	9b02      	ldr	r3, [sp, #8]
 800f048:	2200      	movs	r2, #0
 800f04a:	701a      	strb	r2, [r3, #0]
 800f04c:	e7d9      	b.n	800f002 <sniprintf+0x16>
 800f04e:	bf00      	nop
 800f050:	200001e0 	.word	0x200001e0

0800f054 <__sread>:
 800f054:	b510      	push	{r4, lr}
 800f056:	460c      	mov	r4, r1
 800f058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f05c:	f000 f87c 	bl	800f158 <_read_r>
 800f060:	2800      	cmp	r0, #0
 800f062:	bfab      	itete	ge
 800f064:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f066:	89a3      	ldrhlt	r3, [r4, #12]
 800f068:	181b      	addge	r3, r3, r0
 800f06a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f06e:	bfac      	ite	ge
 800f070:	6563      	strge	r3, [r4, #84]	; 0x54
 800f072:	81a3      	strhlt	r3, [r4, #12]
 800f074:	bd10      	pop	{r4, pc}

0800f076 <__swrite>:
 800f076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f07a:	461f      	mov	r7, r3
 800f07c:	898b      	ldrh	r3, [r1, #12]
 800f07e:	05db      	lsls	r3, r3, #23
 800f080:	4605      	mov	r5, r0
 800f082:	460c      	mov	r4, r1
 800f084:	4616      	mov	r6, r2
 800f086:	d505      	bpl.n	800f094 <__swrite+0x1e>
 800f088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f08c:	2302      	movs	r3, #2
 800f08e:	2200      	movs	r2, #0
 800f090:	f000 f850 	bl	800f134 <_lseek_r>
 800f094:	89a3      	ldrh	r3, [r4, #12]
 800f096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f09a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f09e:	81a3      	strh	r3, [r4, #12]
 800f0a0:	4632      	mov	r2, r6
 800f0a2:	463b      	mov	r3, r7
 800f0a4:	4628      	mov	r0, r5
 800f0a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0aa:	f7ff b9d5 	b.w	800e458 <_write_r>

0800f0ae <__sseek>:
 800f0ae:	b510      	push	{r4, lr}
 800f0b0:	460c      	mov	r4, r1
 800f0b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0b6:	f000 f83d 	bl	800f134 <_lseek_r>
 800f0ba:	1c43      	adds	r3, r0, #1
 800f0bc:	89a3      	ldrh	r3, [r4, #12]
 800f0be:	bf15      	itete	ne
 800f0c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800f0c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f0c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f0ca:	81a3      	strheq	r3, [r4, #12]
 800f0cc:	bf18      	it	ne
 800f0ce:	81a3      	strhne	r3, [r4, #12]
 800f0d0:	bd10      	pop	{r4, pc}

0800f0d2 <__sclose>:
 800f0d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0d6:	f000 b81d 	b.w	800f114 <_close_r>

0800f0da <memcmp>:
 800f0da:	b510      	push	{r4, lr}
 800f0dc:	3901      	subs	r1, #1
 800f0de:	4402      	add	r2, r0
 800f0e0:	4290      	cmp	r0, r2
 800f0e2:	d101      	bne.n	800f0e8 <memcmp+0xe>
 800f0e4:	2000      	movs	r0, #0
 800f0e6:	e005      	b.n	800f0f4 <memcmp+0x1a>
 800f0e8:	7803      	ldrb	r3, [r0, #0]
 800f0ea:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f0ee:	42a3      	cmp	r3, r4
 800f0f0:	d001      	beq.n	800f0f6 <memcmp+0x1c>
 800f0f2:	1b18      	subs	r0, r3, r4
 800f0f4:	bd10      	pop	{r4, pc}
 800f0f6:	3001      	adds	r0, #1
 800f0f8:	e7f2      	b.n	800f0e0 <memcmp+0x6>

0800f0fa <memset>:
 800f0fa:	4402      	add	r2, r0
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	4293      	cmp	r3, r2
 800f100:	d100      	bne.n	800f104 <memset+0xa>
 800f102:	4770      	bx	lr
 800f104:	f803 1b01 	strb.w	r1, [r3], #1
 800f108:	e7f9      	b.n	800f0fe <memset+0x4>
	...

0800f10c <_localeconv_r>:
 800f10c:	4800      	ldr	r0, [pc, #0]	; (800f110 <_localeconv_r+0x4>)
 800f10e:	4770      	bx	lr
 800f110:	20000118 	.word	0x20000118

0800f114 <_close_r>:
 800f114:	b538      	push	{r3, r4, r5, lr}
 800f116:	4d06      	ldr	r5, [pc, #24]	; (800f130 <_close_r+0x1c>)
 800f118:	2300      	movs	r3, #0
 800f11a:	4604      	mov	r4, r0
 800f11c:	4608      	mov	r0, r1
 800f11e:	602b      	str	r3, [r5, #0]
 800f120:	f7f5 fb6d 	bl	80047fe <_close>
 800f124:	1c43      	adds	r3, r0, #1
 800f126:	d102      	bne.n	800f12e <_close_r+0x1a>
 800f128:	682b      	ldr	r3, [r5, #0]
 800f12a:	b103      	cbz	r3, 800f12e <_close_r+0x1a>
 800f12c:	6023      	str	r3, [r4, #0]
 800f12e:	bd38      	pop	{r3, r4, r5, pc}
 800f130:	2001a248 	.word	0x2001a248

0800f134 <_lseek_r>:
 800f134:	b538      	push	{r3, r4, r5, lr}
 800f136:	4d07      	ldr	r5, [pc, #28]	; (800f154 <_lseek_r+0x20>)
 800f138:	4604      	mov	r4, r0
 800f13a:	4608      	mov	r0, r1
 800f13c:	4611      	mov	r1, r2
 800f13e:	2200      	movs	r2, #0
 800f140:	602a      	str	r2, [r5, #0]
 800f142:	461a      	mov	r2, r3
 800f144:	f7f5 fb82 	bl	800484c <_lseek>
 800f148:	1c43      	adds	r3, r0, #1
 800f14a:	d102      	bne.n	800f152 <_lseek_r+0x1e>
 800f14c:	682b      	ldr	r3, [r5, #0]
 800f14e:	b103      	cbz	r3, 800f152 <_lseek_r+0x1e>
 800f150:	6023      	str	r3, [r4, #0]
 800f152:	bd38      	pop	{r3, r4, r5, pc}
 800f154:	2001a248 	.word	0x2001a248

0800f158 <_read_r>:
 800f158:	b538      	push	{r3, r4, r5, lr}
 800f15a:	4d07      	ldr	r5, [pc, #28]	; (800f178 <_read_r+0x20>)
 800f15c:	4604      	mov	r4, r0
 800f15e:	4608      	mov	r0, r1
 800f160:	4611      	mov	r1, r2
 800f162:	2200      	movs	r2, #0
 800f164:	602a      	str	r2, [r5, #0]
 800f166:	461a      	mov	r2, r3
 800f168:	f7f5 fb2c 	bl	80047c4 <_read>
 800f16c:	1c43      	adds	r3, r0, #1
 800f16e:	d102      	bne.n	800f176 <_read_r+0x1e>
 800f170:	682b      	ldr	r3, [r5, #0]
 800f172:	b103      	cbz	r3, 800f176 <_read_r+0x1e>
 800f174:	6023      	str	r3, [r4, #0]
 800f176:	bd38      	pop	{r3, r4, r5, pc}
 800f178:	2001a248 	.word	0x2001a248

0800f17c <__errno>:
 800f17c:	4b01      	ldr	r3, [pc, #4]	; (800f184 <__errno+0x8>)
 800f17e:	6818      	ldr	r0, [r3, #0]
 800f180:	4770      	bx	lr
 800f182:	bf00      	nop
 800f184:	200001e0 	.word	0x200001e0

0800f188 <__libc_init_array>:
 800f188:	b570      	push	{r4, r5, r6, lr}
 800f18a:	4d0d      	ldr	r5, [pc, #52]	; (800f1c0 <__libc_init_array+0x38>)
 800f18c:	4c0d      	ldr	r4, [pc, #52]	; (800f1c4 <__libc_init_array+0x3c>)
 800f18e:	1b64      	subs	r4, r4, r5
 800f190:	10a4      	asrs	r4, r4, #2
 800f192:	2600      	movs	r6, #0
 800f194:	42a6      	cmp	r6, r4
 800f196:	d109      	bne.n	800f1ac <__libc_init_array+0x24>
 800f198:	4d0b      	ldr	r5, [pc, #44]	; (800f1c8 <__libc_init_array+0x40>)
 800f19a:	4c0c      	ldr	r4, [pc, #48]	; (800f1cc <__libc_init_array+0x44>)
 800f19c:	f003 f828 	bl	80121f0 <_init>
 800f1a0:	1b64      	subs	r4, r4, r5
 800f1a2:	10a4      	asrs	r4, r4, #2
 800f1a4:	2600      	movs	r6, #0
 800f1a6:	42a6      	cmp	r6, r4
 800f1a8:	d105      	bne.n	800f1b6 <__libc_init_array+0x2e>
 800f1aa:	bd70      	pop	{r4, r5, r6, pc}
 800f1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1b0:	4798      	blx	r3
 800f1b2:	3601      	adds	r6, #1
 800f1b4:	e7ee      	b.n	800f194 <__libc_init_array+0xc>
 800f1b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1ba:	4798      	blx	r3
 800f1bc:	3601      	adds	r6, #1
 800f1be:	e7f2      	b.n	800f1a6 <__libc_init_array+0x1e>
 800f1c0:	08012810 	.word	0x08012810
 800f1c4:	08012810 	.word	0x08012810
 800f1c8:	08012810 	.word	0x08012810
 800f1cc:	08012814 	.word	0x08012814

0800f1d0 <__retarget_lock_init_recursive>:
 800f1d0:	4770      	bx	lr

0800f1d2 <__retarget_lock_acquire_recursive>:
 800f1d2:	4770      	bx	lr

0800f1d4 <__retarget_lock_release_recursive>:
 800f1d4:	4770      	bx	lr

0800f1d6 <memcpy>:
 800f1d6:	440a      	add	r2, r1
 800f1d8:	4291      	cmp	r1, r2
 800f1da:	f100 33ff 	add.w	r3, r0, #4294967295
 800f1de:	d100      	bne.n	800f1e2 <memcpy+0xc>
 800f1e0:	4770      	bx	lr
 800f1e2:	b510      	push	{r4, lr}
 800f1e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f1ec:	4291      	cmp	r1, r2
 800f1ee:	d1f9      	bne.n	800f1e4 <memcpy+0xe>
 800f1f0:	bd10      	pop	{r4, pc}

0800f1f2 <quorem>:
 800f1f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1f6:	6903      	ldr	r3, [r0, #16]
 800f1f8:	690c      	ldr	r4, [r1, #16]
 800f1fa:	42a3      	cmp	r3, r4
 800f1fc:	4607      	mov	r7, r0
 800f1fe:	db7e      	blt.n	800f2fe <quorem+0x10c>
 800f200:	3c01      	subs	r4, #1
 800f202:	f101 0814 	add.w	r8, r1, #20
 800f206:	f100 0514 	add.w	r5, r0, #20
 800f20a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f20e:	9301      	str	r3, [sp, #4]
 800f210:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f214:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f218:	3301      	adds	r3, #1
 800f21a:	429a      	cmp	r2, r3
 800f21c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f220:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f224:	fbb2 f6f3 	udiv	r6, r2, r3
 800f228:	d331      	bcc.n	800f28e <quorem+0x9c>
 800f22a:	f04f 0e00 	mov.w	lr, #0
 800f22e:	4640      	mov	r0, r8
 800f230:	46ac      	mov	ip, r5
 800f232:	46f2      	mov	sl, lr
 800f234:	f850 2b04 	ldr.w	r2, [r0], #4
 800f238:	b293      	uxth	r3, r2
 800f23a:	fb06 e303 	mla	r3, r6, r3, lr
 800f23e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f242:	0c1a      	lsrs	r2, r3, #16
 800f244:	b29b      	uxth	r3, r3
 800f246:	ebaa 0303 	sub.w	r3, sl, r3
 800f24a:	f8dc a000 	ldr.w	sl, [ip]
 800f24e:	fa13 f38a 	uxtah	r3, r3, sl
 800f252:	fb06 220e 	mla	r2, r6, lr, r2
 800f256:	9300      	str	r3, [sp, #0]
 800f258:	9b00      	ldr	r3, [sp, #0]
 800f25a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f25e:	b292      	uxth	r2, r2
 800f260:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f264:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f268:	f8bd 3000 	ldrh.w	r3, [sp]
 800f26c:	4581      	cmp	r9, r0
 800f26e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f272:	f84c 3b04 	str.w	r3, [ip], #4
 800f276:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f27a:	d2db      	bcs.n	800f234 <quorem+0x42>
 800f27c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f280:	b92b      	cbnz	r3, 800f28e <quorem+0x9c>
 800f282:	9b01      	ldr	r3, [sp, #4]
 800f284:	3b04      	subs	r3, #4
 800f286:	429d      	cmp	r5, r3
 800f288:	461a      	mov	r2, r3
 800f28a:	d32c      	bcc.n	800f2e6 <quorem+0xf4>
 800f28c:	613c      	str	r4, [r7, #16]
 800f28e:	4638      	mov	r0, r7
 800f290:	f001 f9ba 	bl	8010608 <__mcmp>
 800f294:	2800      	cmp	r0, #0
 800f296:	db22      	blt.n	800f2de <quorem+0xec>
 800f298:	3601      	adds	r6, #1
 800f29a:	4629      	mov	r1, r5
 800f29c:	2000      	movs	r0, #0
 800f29e:	f858 2b04 	ldr.w	r2, [r8], #4
 800f2a2:	f8d1 c000 	ldr.w	ip, [r1]
 800f2a6:	b293      	uxth	r3, r2
 800f2a8:	1ac3      	subs	r3, r0, r3
 800f2aa:	0c12      	lsrs	r2, r2, #16
 800f2ac:	fa13 f38c 	uxtah	r3, r3, ip
 800f2b0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f2b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f2b8:	b29b      	uxth	r3, r3
 800f2ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2be:	45c1      	cmp	r9, r8
 800f2c0:	f841 3b04 	str.w	r3, [r1], #4
 800f2c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f2c8:	d2e9      	bcs.n	800f29e <quorem+0xac>
 800f2ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f2ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2d2:	b922      	cbnz	r2, 800f2de <quorem+0xec>
 800f2d4:	3b04      	subs	r3, #4
 800f2d6:	429d      	cmp	r5, r3
 800f2d8:	461a      	mov	r2, r3
 800f2da:	d30a      	bcc.n	800f2f2 <quorem+0x100>
 800f2dc:	613c      	str	r4, [r7, #16]
 800f2de:	4630      	mov	r0, r6
 800f2e0:	b003      	add	sp, #12
 800f2e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2e6:	6812      	ldr	r2, [r2, #0]
 800f2e8:	3b04      	subs	r3, #4
 800f2ea:	2a00      	cmp	r2, #0
 800f2ec:	d1ce      	bne.n	800f28c <quorem+0x9a>
 800f2ee:	3c01      	subs	r4, #1
 800f2f0:	e7c9      	b.n	800f286 <quorem+0x94>
 800f2f2:	6812      	ldr	r2, [r2, #0]
 800f2f4:	3b04      	subs	r3, #4
 800f2f6:	2a00      	cmp	r2, #0
 800f2f8:	d1f0      	bne.n	800f2dc <quorem+0xea>
 800f2fa:	3c01      	subs	r4, #1
 800f2fc:	e7eb      	b.n	800f2d6 <quorem+0xe4>
 800f2fe:	2000      	movs	r0, #0
 800f300:	e7ee      	b.n	800f2e0 <quorem+0xee>
 800f302:	0000      	movs	r0, r0
 800f304:	0000      	movs	r0, r0
	...

0800f308 <_dtoa_r>:
 800f308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f30c:	ed2d 8b04 	vpush	{d8-d9}
 800f310:	69c5      	ldr	r5, [r0, #28]
 800f312:	b093      	sub	sp, #76	; 0x4c
 800f314:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f318:	ec57 6b10 	vmov	r6, r7, d0
 800f31c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f320:	9107      	str	r1, [sp, #28]
 800f322:	4604      	mov	r4, r0
 800f324:	920a      	str	r2, [sp, #40]	; 0x28
 800f326:	930d      	str	r3, [sp, #52]	; 0x34
 800f328:	b975      	cbnz	r5, 800f348 <_dtoa_r+0x40>
 800f32a:	2010      	movs	r0, #16
 800f32c:	f000 fe2a 	bl	800ff84 <malloc>
 800f330:	4602      	mov	r2, r0
 800f332:	61e0      	str	r0, [r4, #28]
 800f334:	b920      	cbnz	r0, 800f340 <_dtoa_r+0x38>
 800f336:	4bae      	ldr	r3, [pc, #696]	; (800f5f0 <_dtoa_r+0x2e8>)
 800f338:	21ef      	movs	r1, #239	; 0xef
 800f33a:	48ae      	ldr	r0, [pc, #696]	; (800f5f4 <_dtoa_r+0x2ec>)
 800f33c:	f001 fca2 	bl	8010c84 <__assert_func>
 800f340:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f344:	6005      	str	r5, [r0, #0]
 800f346:	60c5      	str	r5, [r0, #12]
 800f348:	69e3      	ldr	r3, [r4, #28]
 800f34a:	6819      	ldr	r1, [r3, #0]
 800f34c:	b151      	cbz	r1, 800f364 <_dtoa_r+0x5c>
 800f34e:	685a      	ldr	r2, [r3, #4]
 800f350:	604a      	str	r2, [r1, #4]
 800f352:	2301      	movs	r3, #1
 800f354:	4093      	lsls	r3, r2
 800f356:	608b      	str	r3, [r1, #8]
 800f358:	4620      	mov	r0, r4
 800f35a:	f000 ff19 	bl	8010190 <_Bfree>
 800f35e:	69e3      	ldr	r3, [r4, #28]
 800f360:	2200      	movs	r2, #0
 800f362:	601a      	str	r2, [r3, #0]
 800f364:	1e3b      	subs	r3, r7, #0
 800f366:	bfbb      	ittet	lt
 800f368:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f36c:	9303      	strlt	r3, [sp, #12]
 800f36e:	2300      	movge	r3, #0
 800f370:	2201      	movlt	r2, #1
 800f372:	bfac      	ite	ge
 800f374:	f8c8 3000 	strge.w	r3, [r8]
 800f378:	f8c8 2000 	strlt.w	r2, [r8]
 800f37c:	4b9e      	ldr	r3, [pc, #632]	; (800f5f8 <_dtoa_r+0x2f0>)
 800f37e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f382:	ea33 0308 	bics.w	r3, r3, r8
 800f386:	d11b      	bne.n	800f3c0 <_dtoa_r+0xb8>
 800f388:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f38a:	f242 730f 	movw	r3, #9999	; 0x270f
 800f38e:	6013      	str	r3, [r2, #0]
 800f390:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f394:	4333      	orrs	r3, r6
 800f396:	f000 8593 	beq.w	800fec0 <_dtoa_r+0xbb8>
 800f39a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f39c:	b963      	cbnz	r3, 800f3b8 <_dtoa_r+0xb0>
 800f39e:	4b97      	ldr	r3, [pc, #604]	; (800f5fc <_dtoa_r+0x2f4>)
 800f3a0:	e027      	b.n	800f3f2 <_dtoa_r+0xea>
 800f3a2:	4b97      	ldr	r3, [pc, #604]	; (800f600 <_dtoa_r+0x2f8>)
 800f3a4:	9300      	str	r3, [sp, #0]
 800f3a6:	3308      	adds	r3, #8
 800f3a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f3aa:	6013      	str	r3, [r2, #0]
 800f3ac:	9800      	ldr	r0, [sp, #0]
 800f3ae:	b013      	add	sp, #76	; 0x4c
 800f3b0:	ecbd 8b04 	vpop	{d8-d9}
 800f3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3b8:	4b90      	ldr	r3, [pc, #576]	; (800f5fc <_dtoa_r+0x2f4>)
 800f3ba:	9300      	str	r3, [sp, #0]
 800f3bc:	3303      	adds	r3, #3
 800f3be:	e7f3      	b.n	800f3a8 <_dtoa_r+0xa0>
 800f3c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	ec51 0b17 	vmov	r0, r1, d7
 800f3ca:	eeb0 8a47 	vmov.f32	s16, s14
 800f3ce:	eef0 8a67 	vmov.f32	s17, s15
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	f7f1 fbe8 	bl	8000ba8 <__aeabi_dcmpeq>
 800f3d8:	4681      	mov	r9, r0
 800f3da:	b160      	cbz	r0, 800f3f6 <_dtoa_r+0xee>
 800f3dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f3de:	2301      	movs	r3, #1
 800f3e0:	6013      	str	r3, [r2, #0]
 800f3e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	f000 8568 	beq.w	800feba <_dtoa_r+0xbb2>
 800f3ea:	4b86      	ldr	r3, [pc, #536]	; (800f604 <_dtoa_r+0x2fc>)
 800f3ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f3ee:	6013      	str	r3, [r2, #0]
 800f3f0:	3b01      	subs	r3, #1
 800f3f2:	9300      	str	r3, [sp, #0]
 800f3f4:	e7da      	b.n	800f3ac <_dtoa_r+0xa4>
 800f3f6:	aa10      	add	r2, sp, #64	; 0x40
 800f3f8:	a911      	add	r1, sp, #68	; 0x44
 800f3fa:	4620      	mov	r0, r4
 800f3fc:	eeb0 0a48 	vmov.f32	s0, s16
 800f400:	eef0 0a68 	vmov.f32	s1, s17
 800f404:	f001 f9a6 	bl	8010754 <__d2b>
 800f408:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f40c:	4682      	mov	sl, r0
 800f40e:	2d00      	cmp	r5, #0
 800f410:	d07f      	beq.n	800f512 <_dtoa_r+0x20a>
 800f412:	ee18 3a90 	vmov	r3, s17
 800f416:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f41a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f41e:	ec51 0b18 	vmov	r0, r1, d8
 800f422:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f426:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f42a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f42e:	4619      	mov	r1, r3
 800f430:	2200      	movs	r2, #0
 800f432:	4b75      	ldr	r3, [pc, #468]	; (800f608 <_dtoa_r+0x300>)
 800f434:	f7f0 ff98 	bl	8000368 <__aeabi_dsub>
 800f438:	a367      	add	r3, pc, #412	; (adr r3, 800f5d8 <_dtoa_r+0x2d0>)
 800f43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43e:	f7f1 f94b 	bl	80006d8 <__aeabi_dmul>
 800f442:	a367      	add	r3, pc, #412	; (adr r3, 800f5e0 <_dtoa_r+0x2d8>)
 800f444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f448:	f7f0 ff90 	bl	800036c <__adddf3>
 800f44c:	4606      	mov	r6, r0
 800f44e:	4628      	mov	r0, r5
 800f450:	460f      	mov	r7, r1
 800f452:	f7f1 f8d7 	bl	8000604 <__aeabi_i2d>
 800f456:	a364      	add	r3, pc, #400	; (adr r3, 800f5e8 <_dtoa_r+0x2e0>)
 800f458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45c:	f7f1 f93c 	bl	80006d8 <__aeabi_dmul>
 800f460:	4602      	mov	r2, r0
 800f462:	460b      	mov	r3, r1
 800f464:	4630      	mov	r0, r6
 800f466:	4639      	mov	r1, r7
 800f468:	f7f0 ff80 	bl	800036c <__adddf3>
 800f46c:	4606      	mov	r6, r0
 800f46e:	460f      	mov	r7, r1
 800f470:	f7f1 fbe2 	bl	8000c38 <__aeabi_d2iz>
 800f474:	2200      	movs	r2, #0
 800f476:	4683      	mov	fp, r0
 800f478:	2300      	movs	r3, #0
 800f47a:	4630      	mov	r0, r6
 800f47c:	4639      	mov	r1, r7
 800f47e:	f7f1 fb9d 	bl	8000bbc <__aeabi_dcmplt>
 800f482:	b148      	cbz	r0, 800f498 <_dtoa_r+0x190>
 800f484:	4658      	mov	r0, fp
 800f486:	f7f1 f8bd 	bl	8000604 <__aeabi_i2d>
 800f48a:	4632      	mov	r2, r6
 800f48c:	463b      	mov	r3, r7
 800f48e:	f7f1 fb8b 	bl	8000ba8 <__aeabi_dcmpeq>
 800f492:	b908      	cbnz	r0, 800f498 <_dtoa_r+0x190>
 800f494:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f498:	f1bb 0f16 	cmp.w	fp, #22
 800f49c:	d857      	bhi.n	800f54e <_dtoa_r+0x246>
 800f49e:	4b5b      	ldr	r3, [pc, #364]	; (800f60c <_dtoa_r+0x304>)
 800f4a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a8:	ec51 0b18 	vmov	r0, r1, d8
 800f4ac:	f7f1 fb86 	bl	8000bbc <__aeabi_dcmplt>
 800f4b0:	2800      	cmp	r0, #0
 800f4b2:	d04e      	beq.n	800f552 <_dtoa_r+0x24a>
 800f4b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	930c      	str	r3, [sp, #48]	; 0x30
 800f4bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f4be:	1b5b      	subs	r3, r3, r5
 800f4c0:	1e5a      	subs	r2, r3, #1
 800f4c2:	bf45      	ittet	mi
 800f4c4:	f1c3 0301 	rsbmi	r3, r3, #1
 800f4c8:	9305      	strmi	r3, [sp, #20]
 800f4ca:	2300      	movpl	r3, #0
 800f4cc:	2300      	movmi	r3, #0
 800f4ce:	9206      	str	r2, [sp, #24]
 800f4d0:	bf54      	ite	pl
 800f4d2:	9305      	strpl	r3, [sp, #20]
 800f4d4:	9306      	strmi	r3, [sp, #24]
 800f4d6:	f1bb 0f00 	cmp.w	fp, #0
 800f4da:	db3c      	blt.n	800f556 <_dtoa_r+0x24e>
 800f4dc:	9b06      	ldr	r3, [sp, #24]
 800f4de:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f4e2:	445b      	add	r3, fp
 800f4e4:	9306      	str	r3, [sp, #24]
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	9308      	str	r3, [sp, #32]
 800f4ea:	9b07      	ldr	r3, [sp, #28]
 800f4ec:	2b09      	cmp	r3, #9
 800f4ee:	d868      	bhi.n	800f5c2 <_dtoa_r+0x2ba>
 800f4f0:	2b05      	cmp	r3, #5
 800f4f2:	bfc4      	itt	gt
 800f4f4:	3b04      	subgt	r3, #4
 800f4f6:	9307      	strgt	r3, [sp, #28]
 800f4f8:	9b07      	ldr	r3, [sp, #28]
 800f4fa:	f1a3 0302 	sub.w	r3, r3, #2
 800f4fe:	bfcc      	ite	gt
 800f500:	2500      	movgt	r5, #0
 800f502:	2501      	movle	r5, #1
 800f504:	2b03      	cmp	r3, #3
 800f506:	f200 8085 	bhi.w	800f614 <_dtoa_r+0x30c>
 800f50a:	e8df f003 	tbb	[pc, r3]
 800f50e:	3b2e      	.short	0x3b2e
 800f510:	5839      	.short	0x5839
 800f512:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f516:	441d      	add	r5, r3
 800f518:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f51c:	2b20      	cmp	r3, #32
 800f51e:	bfc1      	itttt	gt
 800f520:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f524:	fa08 f803 	lslgt.w	r8, r8, r3
 800f528:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f52c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f530:	bfd6      	itet	le
 800f532:	f1c3 0320 	rsble	r3, r3, #32
 800f536:	ea48 0003 	orrgt.w	r0, r8, r3
 800f53a:	fa06 f003 	lslle.w	r0, r6, r3
 800f53e:	f7f1 f851 	bl	80005e4 <__aeabi_ui2d>
 800f542:	2201      	movs	r2, #1
 800f544:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f548:	3d01      	subs	r5, #1
 800f54a:	920e      	str	r2, [sp, #56]	; 0x38
 800f54c:	e76f      	b.n	800f42e <_dtoa_r+0x126>
 800f54e:	2301      	movs	r3, #1
 800f550:	e7b3      	b.n	800f4ba <_dtoa_r+0x1b2>
 800f552:	900c      	str	r0, [sp, #48]	; 0x30
 800f554:	e7b2      	b.n	800f4bc <_dtoa_r+0x1b4>
 800f556:	9b05      	ldr	r3, [sp, #20]
 800f558:	eba3 030b 	sub.w	r3, r3, fp
 800f55c:	9305      	str	r3, [sp, #20]
 800f55e:	f1cb 0300 	rsb	r3, fp, #0
 800f562:	9308      	str	r3, [sp, #32]
 800f564:	2300      	movs	r3, #0
 800f566:	930b      	str	r3, [sp, #44]	; 0x2c
 800f568:	e7bf      	b.n	800f4ea <_dtoa_r+0x1e2>
 800f56a:	2300      	movs	r3, #0
 800f56c:	9309      	str	r3, [sp, #36]	; 0x24
 800f56e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f570:	2b00      	cmp	r3, #0
 800f572:	dc52      	bgt.n	800f61a <_dtoa_r+0x312>
 800f574:	2301      	movs	r3, #1
 800f576:	9301      	str	r3, [sp, #4]
 800f578:	9304      	str	r3, [sp, #16]
 800f57a:	461a      	mov	r2, r3
 800f57c:	920a      	str	r2, [sp, #40]	; 0x28
 800f57e:	e00b      	b.n	800f598 <_dtoa_r+0x290>
 800f580:	2301      	movs	r3, #1
 800f582:	e7f3      	b.n	800f56c <_dtoa_r+0x264>
 800f584:	2300      	movs	r3, #0
 800f586:	9309      	str	r3, [sp, #36]	; 0x24
 800f588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f58a:	445b      	add	r3, fp
 800f58c:	9301      	str	r3, [sp, #4]
 800f58e:	3301      	adds	r3, #1
 800f590:	2b01      	cmp	r3, #1
 800f592:	9304      	str	r3, [sp, #16]
 800f594:	bfb8      	it	lt
 800f596:	2301      	movlt	r3, #1
 800f598:	69e0      	ldr	r0, [r4, #28]
 800f59a:	2100      	movs	r1, #0
 800f59c:	2204      	movs	r2, #4
 800f59e:	f102 0614 	add.w	r6, r2, #20
 800f5a2:	429e      	cmp	r6, r3
 800f5a4:	d93d      	bls.n	800f622 <_dtoa_r+0x31a>
 800f5a6:	6041      	str	r1, [r0, #4]
 800f5a8:	4620      	mov	r0, r4
 800f5aa:	f000 fdb1 	bl	8010110 <_Balloc>
 800f5ae:	9000      	str	r0, [sp, #0]
 800f5b0:	2800      	cmp	r0, #0
 800f5b2:	d139      	bne.n	800f628 <_dtoa_r+0x320>
 800f5b4:	4b16      	ldr	r3, [pc, #88]	; (800f610 <_dtoa_r+0x308>)
 800f5b6:	4602      	mov	r2, r0
 800f5b8:	f240 11af 	movw	r1, #431	; 0x1af
 800f5bc:	e6bd      	b.n	800f33a <_dtoa_r+0x32>
 800f5be:	2301      	movs	r3, #1
 800f5c0:	e7e1      	b.n	800f586 <_dtoa_r+0x27e>
 800f5c2:	2501      	movs	r5, #1
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	9307      	str	r3, [sp, #28]
 800f5c8:	9509      	str	r5, [sp, #36]	; 0x24
 800f5ca:	f04f 33ff 	mov.w	r3, #4294967295
 800f5ce:	9301      	str	r3, [sp, #4]
 800f5d0:	9304      	str	r3, [sp, #16]
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	2312      	movs	r3, #18
 800f5d6:	e7d1      	b.n	800f57c <_dtoa_r+0x274>
 800f5d8:	636f4361 	.word	0x636f4361
 800f5dc:	3fd287a7 	.word	0x3fd287a7
 800f5e0:	8b60c8b3 	.word	0x8b60c8b3
 800f5e4:	3fc68a28 	.word	0x3fc68a28
 800f5e8:	509f79fb 	.word	0x509f79fb
 800f5ec:	3fd34413 	.word	0x3fd34413
 800f5f0:	080125ae 	.word	0x080125ae
 800f5f4:	080125c5 	.word	0x080125c5
 800f5f8:	7ff00000 	.word	0x7ff00000
 800f5fc:	080125aa 	.word	0x080125aa
 800f600:	080125a1 	.word	0x080125a1
 800f604:	08012574 	.word	0x08012574
 800f608:	3ff80000 	.word	0x3ff80000
 800f60c:	080126b0 	.word	0x080126b0
 800f610:	0801261d 	.word	0x0801261d
 800f614:	2301      	movs	r3, #1
 800f616:	9309      	str	r3, [sp, #36]	; 0x24
 800f618:	e7d7      	b.n	800f5ca <_dtoa_r+0x2c2>
 800f61a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f61c:	9301      	str	r3, [sp, #4]
 800f61e:	9304      	str	r3, [sp, #16]
 800f620:	e7ba      	b.n	800f598 <_dtoa_r+0x290>
 800f622:	3101      	adds	r1, #1
 800f624:	0052      	lsls	r2, r2, #1
 800f626:	e7ba      	b.n	800f59e <_dtoa_r+0x296>
 800f628:	69e3      	ldr	r3, [r4, #28]
 800f62a:	9a00      	ldr	r2, [sp, #0]
 800f62c:	601a      	str	r2, [r3, #0]
 800f62e:	9b04      	ldr	r3, [sp, #16]
 800f630:	2b0e      	cmp	r3, #14
 800f632:	f200 80a8 	bhi.w	800f786 <_dtoa_r+0x47e>
 800f636:	2d00      	cmp	r5, #0
 800f638:	f000 80a5 	beq.w	800f786 <_dtoa_r+0x47e>
 800f63c:	f1bb 0f00 	cmp.w	fp, #0
 800f640:	dd38      	ble.n	800f6b4 <_dtoa_r+0x3ac>
 800f642:	4bc0      	ldr	r3, [pc, #768]	; (800f944 <_dtoa_r+0x63c>)
 800f644:	f00b 020f 	and.w	r2, fp, #15
 800f648:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f64c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f650:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f654:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f658:	d019      	beq.n	800f68e <_dtoa_r+0x386>
 800f65a:	4bbb      	ldr	r3, [pc, #748]	; (800f948 <_dtoa_r+0x640>)
 800f65c:	ec51 0b18 	vmov	r0, r1, d8
 800f660:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f664:	f7f1 f962 	bl	800092c <__aeabi_ddiv>
 800f668:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f66c:	f008 080f 	and.w	r8, r8, #15
 800f670:	2503      	movs	r5, #3
 800f672:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800f948 <_dtoa_r+0x640>
 800f676:	f1b8 0f00 	cmp.w	r8, #0
 800f67a:	d10a      	bne.n	800f692 <_dtoa_r+0x38a>
 800f67c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f680:	4632      	mov	r2, r6
 800f682:	463b      	mov	r3, r7
 800f684:	f7f1 f952 	bl	800092c <__aeabi_ddiv>
 800f688:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f68c:	e02b      	b.n	800f6e6 <_dtoa_r+0x3de>
 800f68e:	2502      	movs	r5, #2
 800f690:	e7ef      	b.n	800f672 <_dtoa_r+0x36a>
 800f692:	f018 0f01 	tst.w	r8, #1
 800f696:	d008      	beq.n	800f6aa <_dtoa_r+0x3a2>
 800f698:	4630      	mov	r0, r6
 800f69a:	4639      	mov	r1, r7
 800f69c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f6a0:	f7f1 f81a 	bl	80006d8 <__aeabi_dmul>
 800f6a4:	3501      	adds	r5, #1
 800f6a6:	4606      	mov	r6, r0
 800f6a8:	460f      	mov	r7, r1
 800f6aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f6ae:	f109 0908 	add.w	r9, r9, #8
 800f6b2:	e7e0      	b.n	800f676 <_dtoa_r+0x36e>
 800f6b4:	f000 809f 	beq.w	800f7f6 <_dtoa_r+0x4ee>
 800f6b8:	f1cb 0600 	rsb	r6, fp, #0
 800f6bc:	4ba1      	ldr	r3, [pc, #644]	; (800f944 <_dtoa_r+0x63c>)
 800f6be:	4fa2      	ldr	r7, [pc, #648]	; (800f948 <_dtoa_r+0x640>)
 800f6c0:	f006 020f 	and.w	r2, r6, #15
 800f6c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6cc:	ec51 0b18 	vmov	r0, r1, d8
 800f6d0:	f7f1 f802 	bl	80006d8 <__aeabi_dmul>
 800f6d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6d8:	1136      	asrs	r6, r6, #4
 800f6da:	2300      	movs	r3, #0
 800f6dc:	2502      	movs	r5, #2
 800f6de:	2e00      	cmp	r6, #0
 800f6e0:	d17e      	bne.n	800f7e0 <_dtoa_r+0x4d8>
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d1d0      	bne.n	800f688 <_dtoa_r+0x380>
 800f6e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	f000 8084 	beq.w	800f7fa <_dtoa_r+0x4f2>
 800f6f2:	4b96      	ldr	r3, [pc, #600]	; (800f94c <_dtoa_r+0x644>)
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	4640      	mov	r0, r8
 800f6f8:	4649      	mov	r1, r9
 800f6fa:	f7f1 fa5f 	bl	8000bbc <__aeabi_dcmplt>
 800f6fe:	2800      	cmp	r0, #0
 800f700:	d07b      	beq.n	800f7fa <_dtoa_r+0x4f2>
 800f702:	9b04      	ldr	r3, [sp, #16]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d078      	beq.n	800f7fa <_dtoa_r+0x4f2>
 800f708:	9b01      	ldr	r3, [sp, #4]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	dd39      	ble.n	800f782 <_dtoa_r+0x47a>
 800f70e:	4b90      	ldr	r3, [pc, #576]	; (800f950 <_dtoa_r+0x648>)
 800f710:	2200      	movs	r2, #0
 800f712:	4640      	mov	r0, r8
 800f714:	4649      	mov	r1, r9
 800f716:	f7f0 ffdf 	bl	80006d8 <__aeabi_dmul>
 800f71a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f71e:	9e01      	ldr	r6, [sp, #4]
 800f720:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f724:	3501      	adds	r5, #1
 800f726:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f72a:	4628      	mov	r0, r5
 800f72c:	f7f0 ff6a 	bl	8000604 <__aeabi_i2d>
 800f730:	4642      	mov	r2, r8
 800f732:	464b      	mov	r3, r9
 800f734:	f7f0 ffd0 	bl	80006d8 <__aeabi_dmul>
 800f738:	4b86      	ldr	r3, [pc, #536]	; (800f954 <_dtoa_r+0x64c>)
 800f73a:	2200      	movs	r2, #0
 800f73c:	f7f0 fe16 	bl	800036c <__adddf3>
 800f740:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f744:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f748:	9303      	str	r3, [sp, #12]
 800f74a:	2e00      	cmp	r6, #0
 800f74c:	d158      	bne.n	800f800 <_dtoa_r+0x4f8>
 800f74e:	4b82      	ldr	r3, [pc, #520]	; (800f958 <_dtoa_r+0x650>)
 800f750:	2200      	movs	r2, #0
 800f752:	4640      	mov	r0, r8
 800f754:	4649      	mov	r1, r9
 800f756:	f7f0 fe07 	bl	8000368 <__aeabi_dsub>
 800f75a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f75e:	4680      	mov	r8, r0
 800f760:	4689      	mov	r9, r1
 800f762:	f7f1 fa49 	bl	8000bf8 <__aeabi_dcmpgt>
 800f766:	2800      	cmp	r0, #0
 800f768:	f040 8296 	bne.w	800fc98 <_dtoa_r+0x990>
 800f76c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f770:	4640      	mov	r0, r8
 800f772:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f776:	4649      	mov	r1, r9
 800f778:	f7f1 fa20 	bl	8000bbc <__aeabi_dcmplt>
 800f77c:	2800      	cmp	r0, #0
 800f77e:	f040 8289 	bne.w	800fc94 <_dtoa_r+0x98c>
 800f782:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f786:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f788:	2b00      	cmp	r3, #0
 800f78a:	f2c0 814e 	blt.w	800fa2a <_dtoa_r+0x722>
 800f78e:	f1bb 0f0e 	cmp.w	fp, #14
 800f792:	f300 814a 	bgt.w	800fa2a <_dtoa_r+0x722>
 800f796:	4b6b      	ldr	r3, [pc, #428]	; (800f944 <_dtoa_r+0x63c>)
 800f798:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f79c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f7a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	f280 80dc 	bge.w	800f960 <_dtoa_r+0x658>
 800f7a8:	9b04      	ldr	r3, [sp, #16]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	f300 80d8 	bgt.w	800f960 <_dtoa_r+0x658>
 800f7b0:	f040 826f 	bne.w	800fc92 <_dtoa_r+0x98a>
 800f7b4:	4b68      	ldr	r3, [pc, #416]	; (800f958 <_dtoa_r+0x650>)
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	4640      	mov	r0, r8
 800f7ba:	4649      	mov	r1, r9
 800f7bc:	f7f0 ff8c 	bl	80006d8 <__aeabi_dmul>
 800f7c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f7c4:	f7f1 fa0e 	bl	8000be4 <__aeabi_dcmpge>
 800f7c8:	9e04      	ldr	r6, [sp, #16]
 800f7ca:	4637      	mov	r7, r6
 800f7cc:	2800      	cmp	r0, #0
 800f7ce:	f040 8245 	bne.w	800fc5c <_dtoa_r+0x954>
 800f7d2:	9d00      	ldr	r5, [sp, #0]
 800f7d4:	2331      	movs	r3, #49	; 0x31
 800f7d6:	f805 3b01 	strb.w	r3, [r5], #1
 800f7da:	f10b 0b01 	add.w	fp, fp, #1
 800f7de:	e241      	b.n	800fc64 <_dtoa_r+0x95c>
 800f7e0:	07f2      	lsls	r2, r6, #31
 800f7e2:	d505      	bpl.n	800f7f0 <_dtoa_r+0x4e8>
 800f7e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7e8:	f7f0 ff76 	bl	80006d8 <__aeabi_dmul>
 800f7ec:	3501      	adds	r5, #1
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	1076      	asrs	r6, r6, #1
 800f7f2:	3708      	adds	r7, #8
 800f7f4:	e773      	b.n	800f6de <_dtoa_r+0x3d6>
 800f7f6:	2502      	movs	r5, #2
 800f7f8:	e775      	b.n	800f6e6 <_dtoa_r+0x3de>
 800f7fa:	9e04      	ldr	r6, [sp, #16]
 800f7fc:	465f      	mov	r7, fp
 800f7fe:	e792      	b.n	800f726 <_dtoa_r+0x41e>
 800f800:	9900      	ldr	r1, [sp, #0]
 800f802:	4b50      	ldr	r3, [pc, #320]	; (800f944 <_dtoa_r+0x63c>)
 800f804:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f808:	4431      	add	r1, r6
 800f80a:	9102      	str	r1, [sp, #8]
 800f80c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f80e:	eeb0 9a47 	vmov.f32	s18, s14
 800f812:	eef0 9a67 	vmov.f32	s19, s15
 800f816:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f81a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f81e:	2900      	cmp	r1, #0
 800f820:	d044      	beq.n	800f8ac <_dtoa_r+0x5a4>
 800f822:	494e      	ldr	r1, [pc, #312]	; (800f95c <_dtoa_r+0x654>)
 800f824:	2000      	movs	r0, #0
 800f826:	f7f1 f881 	bl	800092c <__aeabi_ddiv>
 800f82a:	ec53 2b19 	vmov	r2, r3, d9
 800f82e:	f7f0 fd9b 	bl	8000368 <__aeabi_dsub>
 800f832:	9d00      	ldr	r5, [sp, #0]
 800f834:	ec41 0b19 	vmov	d9, r0, r1
 800f838:	4649      	mov	r1, r9
 800f83a:	4640      	mov	r0, r8
 800f83c:	f7f1 f9fc 	bl	8000c38 <__aeabi_d2iz>
 800f840:	4606      	mov	r6, r0
 800f842:	f7f0 fedf 	bl	8000604 <__aeabi_i2d>
 800f846:	4602      	mov	r2, r0
 800f848:	460b      	mov	r3, r1
 800f84a:	4640      	mov	r0, r8
 800f84c:	4649      	mov	r1, r9
 800f84e:	f7f0 fd8b 	bl	8000368 <__aeabi_dsub>
 800f852:	3630      	adds	r6, #48	; 0x30
 800f854:	f805 6b01 	strb.w	r6, [r5], #1
 800f858:	ec53 2b19 	vmov	r2, r3, d9
 800f85c:	4680      	mov	r8, r0
 800f85e:	4689      	mov	r9, r1
 800f860:	f7f1 f9ac 	bl	8000bbc <__aeabi_dcmplt>
 800f864:	2800      	cmp	r0, #0
 800f866:	d164      	bne.n	800f932 <_dtoa_r+0x62a>
 800f868:	4642      	mov	r2, r8
 800f86a:	464b      	mov	r3, r9
 800f86c:	4937      	ldr	r1, [pc, #220]	; (800f94c <_dtoa_r+0x644>)
 800f86e:	2000      	movs	r0, #0
 800f870:	f7f0 fd7a 	bl	8000368 <__aeabi_dsub>
 800f874:	ec53 2b19 	vmov	r2, r3, d9
 800f878:	f7f1 f9a0 	bl	8000bbc <__aeabi_dcmplt>
 800f87c:	2800      	cmp	r0, #0
 800f87e:	f040 80b6 	bne.w	800f9ee <_dtoa_r+0x6e6>
 800f882:	9b02      	ldr	r3, [sp, #8]
 800f884:	429d      	cmp	r5, r3
 800f886:	f43f af7c 	beq.w	800f782 <_dtoa_r+0x47a>
 800f88a:	4b31      	ldr	r3, [pc, #196]	; (800f950 <_dtoa_r+0x648>)
 800f88c:	ec51 0b19 	vmov	r0, r1, d9
 800f890:	2200      	movs	r2, #0
 800f892:	f7f0 ff21 	bl	80006d8 <__aeabi_dmul>
 800f896:	4b2e      	ldr	r3, [pc, #184]	; (800f950 <_dtoa_r+0x648>)
 800f898:	ec41 0b19 	vmov	d9, r0, r1
 800f89c:	2200      	movs	r2, #0
 800f89e:	4640      	mov	r0, r8
 800f8a0:	4649      	mov	r1, r9
 800f8a2:	f7f0 ff19 	bl	80006d8 <__aeabi_dmul>
 800f8a6:	4680      	mov	r8, r0
 800f8a8:	4689      	mov	r9, r1
 800f8aa:	e7c5      	b.n	800f838 <_dtoa_r+0x530>
 800f8ac:	ec51 0b17 	vmov	r0, r1, d7
 800f8b0:	f7f0 ff12 	bl	80006d8 <__aeabi_dmul>
 800f8b4:	9b02      	ldr	r3, [sp, #8]
 800f8b6:	9d00      	ldr	r5, [sp, #0]
 800f8b8:	930f      	str	r3, [sp, #60]	; 0x3c
 800f8ba:	ec41 0b19 	vmov	d9, r0, r1
 800f8be:	4649      	mov	r1, r9
 800f8c0:	4640      	mov	r0, r8
 800f8c2:	f7f1 f9b9 	bl	8000c38 <__aeabi_d2iz>
 800f8c6:	4606      	mov	r6, r0
 800f8c8:	f7f0 fe9c 	bl	8000604 <__aeabi_i2d>
 800f8cc:	3630      	adds	r6, #48	; 0x30
 800f8ce:	4602      	mov	r2, r0
 800f8d0:	460b      	mov	r3, r1
 800f8d2:	4640      	mov	r0, r8
 800f8d4:	4649      	mov	r1, r9
 800f8d6:	f7f0 fd47 	bl	8000368 <__aeabi_dsub>
 800f8da:	f805 6b01 	strb.w	r6, [r5], #1
 800f8de:	9b02      	ldr	r3, [sp, #8]
 800f8e0:	429d      	cmp	r5, r3
 800f8e2:	4680      	mov	r8, r0
 800f8e4:	4689      	mov	r9, r1
 800f8e6:	f04f 0200 	mov.w	r2, #0
 800f8ea:	d124      	bne.n	800f936 <_dtoa_r+0x62e>
 800f8ec:	4b1b      	ldr	r3, [pc, #108]	; (800f95c <_dtoa_r+0x654>)
 800f8ee:	ec51 0b19 	vmov	r0, r1, d9
 800f8f2:	f7f0 fd3b 	bl	800036c <__adddf3>
 800f8f6:	4602      	mov	r2, r0
 800f8f8:	460b      	mov	r3, r1
 800f8fa:	4640      	mov	r0, r8
 800f8fc:	4649      	mov	r1, r9
 800f8fe:	f7f1 f97b 	bl	8000bf8 <__aeabi_dcmpgt>
 800f902:	2800      	cmp	r0, #0
 800f904:	d173      	bne.n	800f9ee <_dtoa_r+0x6e6>
 800f906:	ec53 2b19 	vmov	r2, r3, d9
 800f90a:	4914      	ldr	r1, [pc, #80]	; (800f95c <_dtoa_r+0x654>)
 800f90c:	2000      	movs	r0, #0
 800f90e:	f7f0 fd2b 	bl	8000368 <__aeabi_dsub>
 800f912:	4602      	mov	r2, r0
 800f914:	460b      	mov	r3, r1
 800f916:	4640      	mov	r0, r8
 800f918:	4649      	mov	r1, r9
 800f91a:	f7f1 f94f 	bl	8000bbc <__aeabi_dcmplt>
 800f91e:	2800      	cmp	r0, #0
 800f920:	f43f af2f 	beq.w	800f782 <_dtoa_r+0x47a>
 800f924:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f926:	1e6b      	subs	r3, r5, #1
 800f928:	930f      	str	r3, [sp, #60]	; 0x3c
 800f92a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f92e:	2b30      	cmp	r3, #48	; 0x30
 800f930:	d0f8      	beq.n	800f924 <_dtoa_r+0x61c>
 800f932:	46bb      	mov	fp, r7
 800f934:	e04a      	b.n	800f9cc <_dtoa_r+0x6c4>
 800f936:	4b06      	ldr	r3, [pc, #24]	; (800f950 <_dtoa_r+0x648>)
 800f938:	f7f0 fece 	bl	80006d8 <__aeabi_dmul>
 800f93c:	4680      	mov	r8, r0
 800f93e:	4689      	mov	r9, r1
 800f940:	e7bd      	b.n	800f8be <_dtoa_r+0x5b6>
 800f942:	bf00      	nop
 800f944:	080126b0 	.word	0x080126b0
 800f948:	08012688 	.word	0x08012688
 800f94c:	3ff00000 	.word	0x3ff00000
 800f950:	40240000 	.word	0x40240000
 800f954:	401c0000 	.word	0x401c0000
 800f958:	40140000 	.word	0x40140000
 800f95c:	3fe00000 	.word	0x3fe00000
 800f960:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f964:	9d00      	ldr	r5, [sp, #0]
 800f966:	4642      	mov	r2, r8
 800f968:	464b      	mov	r3, r9
 800f96a:	4630      	mov	r0, r6
 800f96c:	4639      	mov	r1, r7
 800f96e:	f7f0 ffdd 	bl	800092c <__aeabi_ddiv>
 800f972:	f7f1 f961 	bl	8000c38 <__aeabi_d2iz>
 800f976:	9001      	str	r0, [sp, #4]
 800f978:	f7f0 fe44 	bl	8000604 <__aeabi_i2d>
 800f97c:	4642      	mov	r2, r8
 800f97e:	464b      	mov	r3, r9
 800f980:	f7f0 feaa 	bl	80006d8 <__aeabi_dmul>
 800f984:	4602      	mov	r2, r0
 800f986:	460b      	mov	r3, r1
 800f988:	4630      	mov	r0, r6
 800f98a:	4639      	mov	r1, r7
 800f98c:	f7f0 fcec 	bl	8000368 <__aeabi_dsub>
 800f990:	9e01      	ldr	r6, [sp, #4]
 800f992:	9f04      	ldr	r7, [sp, #16]
 800f994:	3630      	adds	r6, #48	; 0x30
 800f996:	f805 6b01 	strb.w	r6, [r5], #1
 800f99a:	9e00      	ldr	r6, [sp, #0]
 800f99c:	1bae      	subs	r6, r5, r6
 800f99e:	42b7      	cmp	r7, r6
 800f9a0:	4602      	mov	r2, r0
 800f9a2:	460b      	mov	r3, r1
 800f9a4:	d134      	bne.n	800fa10 <_dtoa_r+0x708>
 800f9a6:	f7f0 fce1 	bl	800036c <__adddf3>
 800f9aa:	4642      	mov	r2, r8
 800f9ac:	464b      	mov	r3, r9
 800f9ae:	4606      	mov	r6, r0
 800f9b0:	460f      	mov	r7, r1
 800f9b2:	f7f1 f921 	bl	8000bf8 <__aeabi_dcmpgt>
 800f9b6:	b9c8      	cbnz	r0, 800f9ec <_dtoa_r+0x6e4>
 800f9b8:	4642      	mov	r2, r8
 800f9ba:	464b      	mov	r3, r9
 800f9bc:	4630      	mov	r0, r6
 800f9be:	4639      	mov	r1, r7
 800f9c0:	f7f1 f8f2 	bl	8000ba8 <__aeabi_dcmpeq>
 800f9c4:	b110      	cbz	r0, 800f9cc <_dtoa_r+0x6c4>
 800f9c6:	9b01      	ldr	r3, [sp, #4]
 800f9c8:	07db      	lsls	r3, r3, #31
 800f9ca:	d40f      	bmi.n	800f9ec <_dtoa_r+0x6e4>
 800f9cc:	4651      	mov	r1, sl
 800f9ce:	4620      	mov	r0, r4
 800f9d0:	f000 fbde 	bl	8010190 <_Bfree>
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f9d8:	702b      	strb	r3, [r5, #0]
 800f9da:	f10b 0301 	add.w	r3, fp, #1
 800f9de:	6013      	str	r3, [r2, #0]
 800f9e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	f43f ace2 	beq.w	800f3ac <_dtoa_r+0xa4>
 800f9e8:	601d      	str	r5, [r3, #0]
 800f9ea:	e4df      	b.n	800f3ac <_dtoa_r+0xa4>
 800f9ec:	465f      	mov	r7, fp
 800f9ee:	462b      	mov	r3, r5
 800f9f0:	461d      	mov	r5, r3
 800f9f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f9f6:	2a39      	cmp	r2, #57	; 0x39
 800f9f8:	d106      	bne.n	800fa08 <_dtoa_r+0x700>
 800f9fa:	9a00      	ldr	r2, [sp, #0]
 800f9fc:	429a      	cmp	r2, r3
 800f9fe:	d1f7      	bne.n	800f9f0 <_dtoa_r+0x6e8>
 800fa00:	9900      	ldr	r1, [sp, #0]
 800fa02:	2230      	movs	r2, #48	; 0x30
 800fa04:	3701      	adds	r7, #1
 800fa06:	700a      	strb	r2, [r1, #0]
 800fa08:	781a      	ldrb	r2, [r3, #0]
 800fa0a:	3201      	adds	r2, #1
 800fa0c:	701a      	strb	r2, [r3, #0]
 800fa0e:	e790      	b.n	800f932 <_dtoa_r+0x62a>
 800fa10:	4ba3      	ldr	r3, [pc, #652]	; (800fca0 <_dtoa_r+0x998>)
 800fa12:	2200      	movs	r2, #0
 800fa14:	f7f0 fe60 	bl	80006d8 <__aeabi_dmul>
 800fa18:	2200      	movs	r2, #0
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	4606      	mov	r6, r0
 800fa1e:	460f      	mov	r7, r1
 800fa20:	f7f1 f8c2 	bl	8000ba8 <__aeabi_dcmpeq>
 800fa24:	2800      	cmp	r0, #0
 800fa26:	d09e      	beq.n	800f966 <_dtoa_r+0x65e>
 800fa28:	e7d0      	b.n	800f9cc <_dtoa_r+0x6c4>
 800fa2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa2c:	2a00      	cmp	r2, #0
 800fa2e:	f000 80ca 	beq.w	800fbc6 <_dtoa_r+0x8be>
 800fa32:	9a07      	ldr	r2, [sp, #28]
 800fa34:	2a01      	cmp	r2, #1
 800fa36:	f300 80ad 	bgt.w	800fb94 <_dtoa_r+0x88c>
 800fa3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fa3c:	2a00      	cmp	r2, #0
 800fa3e:	f000 80a5 	beq.w	800fb8c <_dtoa_r+0x884>
 800fa42:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fa46:	9e08      	ldr	r6, [sp, #32]
 800fa48:	9d05      	ldr	r5, [sp, #20]
 800fa4a:	9a05      	ldr	r2, [sp, #20]
 800fa4c:	441a      	add	r2, r3
 800fa4e:	9205      	str	r2, [sp, #20]
 800fa50:	9a06      	ldr	r2, [sp, #24]
 800fa52:	2101      	movs	r1, #1
 800fa54:	441a      	add	r2, r3
 800fa56:	4620      	mov	r0, r4
 800fa58:	9206      	str	r2, [sp, #24]
 800fa5a:	f000 fc4f 	bl	80102fc <__i2b>
 800fa5e:	4607      	mov	r7, r0
 800fa60:	b165      	cbz	r5, 800fa7c <_dtoa_r+0x774>
 800fa62:	9b06      	ldr	r3, [sp, #24]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	dd09      	ble.n	800fa7c <_dtoa_r+0x774>
 800fa68:	42ab      	cmp	r3, r5
 800fa6a:	9a05      	ldr	r2, [sp, #20]
 800fa6c:	bfa8      	it	ge
 800fa6e:	462b      	movge	r3, r5
 800fa70:	1ad2      	subs	r2, r2, r3
 800fa72:	9205      	str	r2, [sp, #20]
 800fa74:	9a06      	ldr	r2, [sp, #24]
 800fa76:	1aed      	subs	r5, r5, r3
 800fa78:	1ad3      	subs	r3, r2, r3
 800fa7a:	9306      	str	r3, [sp, #24]
 800fa7c:	9b08      	ldr	r3, [sp, #32]
 800fa7e:	b1f3      	cbz	r3, 800fabe <_dtoa_r+0x7b6>
 800fa80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	f000 80a3 	beq.w	800fbce <_dtoa_r+0x8c6>
 800fa88:	2e00      	cmp	r6, #0
 800fa8a:	dd10      	ble.n	800faae <_dtoa_r+0x7a6>
 800fa8c:	4639      	mov	r1, r7
 800fa8e:	4632      	mov	r2, r6
 800fa90:	4620      	mov	r0, r4
 800fa92:	f000 fcf3 	bl	801047c <__pow5mult>
 800fa96:	4652      	mov	r2, sl
 800fa98:	4601      	mov	r1, r0
 800fa9a:	4607      	mov	r7, r0
 800fa9c:	4620      	mov	r0, r4
 800fa9e:	f000 fc43 	bl	8010328 <__multiply>
 800faa2:	4651      	mov	r1, sl
 800faa4:	4680      	mov	r8, r0
 800faa6:	4620      	mov	r0, r4
 800faa8:	f000 fb72 	bl	8010190 <_Bfree>
 800faac:	46c2      	mov	sl, r8
 800faae:	9b08      	ldr	r3, [sp, #32]
 800fab0:	1b9a      	subs	r2, r3, r6
 800fab2:	d004      	beq.n	800fabe <_dtoa_r+0x7b6>
 800fab4:	4651      	mov	r1, sl
 800fab6:	4620      	mov	r0, r4
 800fab8:	f000 fce0 	bl	801047c <__pow5mult>
 800fabc:	4682      	mov	sl, r0
 800fabe:	2101      	movs	r1, #1
 800fac0:	4620      	mov	r0, r4
 800fac2:	f000 fc1b 	bl	80102fc <__i2b>
 800fac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fac8:	2b00      	cmp	r3, #0
 800faca:	4606      	mov	r6, r0
 800facc:	f340 8081 	ble.w	800fbd2 <_dtoa_r+0x8ca>
 800fad0:	461a      	mov	r2, r3
 800fad2:	4601      	mov	r1, r0
 800fad4:	4620      	mov	r0, r4
 800fad6:	f000 fcd1 	bl	801047c <__pow5mult>
 800fada:	9b07      	ldr	r3, [sp, #28]
 800fadc:	2b01      	cmp	r3, #1
 800fade:	4606      	mov	r6, r0
 800fae0:	dd7a      	ble.n	800fbd8 <_dtoa_r+0x8d0>
 800fae2:	f04f 0800 	mov.w	r8, #0
 800fae6:	6933      	ldr	r3, [r6, #16]
 800fae8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800faec:	6918      	ldr	r0, [r3, #16]
 800faee:	f000 fbb7 	bl	8010260 <__hi0bits>
 800faf2:	f1c0 0020 	rsb	r0, r0, #32
 800faf6:	9b06      	ldr	r3, [sp, #24]
 800faf8:	4418      	add	r0, r3
 800fafa:	f010 001f 	ands.w	r0, r0, #31
 800fafe:	f000 8094 	beq.w	800fc2a <_dtoa_r+0x922>
 800fb02:	f1c0 0320 	rsb	r3, r0, #32
 800fb06:	2b04      	cmp	r3, #4
 800fb08:	f340 8085 	ble.w	800fc16 <_dtoa_r+0x90e>
 800fb0c:	9b05      	ldr	r3, [sp, #20]
 800fb0e:	f1c0 001c 	rsb	r0, r0, #28
 800fb12:	4403      	add	r3, r0
 800fb14:	9305      	str	r3, [sp, #20]
 800fb16:	9b06      	ldr	r3, [sp, #24]
 800fb18:	4403      	add	r3, r0
 800fb1a:	4405      	add	r5, r0
 800fb1c:	9306      	str	r3, [sp, #24]
 800fb1e:	9b05      	ldr	r3, [sp, #20]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	dd05      	ble.n	800fb30 <_dtoa_r+0x828>
 800fb24:	4651      	mov	r1, sl
 800fb26:	461a      	mov	r2, r3
 800fb28:	4620      	mov	r0, r4
 800fb2a:	f000 fd01 	bl	8010530 <__lshift>
 800fb2e:	4682      	mov	sl, r0
 800fb30:	9b06      	ldr	r3, [sp, #24]
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	dd05      	ble.n	800fb42 <_dtoa_r+0x83a>
 800fb36:	4631      	mov	r1, r6
 800fb38:	461a      	mov	r2, r3
 800fb3a:	4620      	mov	r0, r4
 800fb3c:	f000 fcf8 	bl	8010530 <__lshift>
 800fb40:	4606      	mov	r6, r0
 800fb42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d072      	beq.n	800fc2e <_dtoa_r+0x926>
 800fb48:	4631      	mov	r1, r6
 800fb4a:	4650      	mov	r0, sl
 800fb4c:	f000 fd5c 	bl	8010608 <__mcmp>
 800fb50:	2800      	cmp	r0, #0
 800fb52:	da6c      	bge.n	800fc2e <_dtoa_r+0x926>
 800fb54:	2300      	movs	r3, #0
 800fb56:	4651      	mov	r1, sl
 800fb58:	220a      	movs	r2, #10
 800fb5a:	4620      	mov	r0, r4
 800fb5c:	f000 fb3a 	bl	80101d4 <__multadd>
 800fb60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb62:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fb66:	4682      	mov	sl, r0
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f000 81b0 	beq.w	800fece <_dtoa_r+0xbc6>
 800fb6e:	2300      	movs	r3, #0
 800fb70:	4639      	mov	r1, r7
 800fb72:	220a      	movs	r2, #10
 800fb74:	4620      	mov	r0, r4
 800fb76:	f000 fb2d 	bl	80101d4 <__multadd>
 800fb7a:	9b01      	ldr	r3, [sp, #4]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	4607      	mov	r7, r0
 800fb80:	f300 8096 	bgt.w	800fcb0 <_dtoa_r+0x9a8>
 800fb84:	9b07      	ldr	r3, [sp, #28]
 800fb86:	2b02      	cmp	r3, #2
 800fb88:	dc59      	bgt.n	800fc3e <_dtoa_r+0x936>
 800fb8a:	e091      	b.n	800fcb0 <_dtoa_r+0x9a8>
 800fb8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fb8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fb92:	e758      	b.n	800fa46 <_dtoa_r+0x73e>
 800fb94:	9b04      	ldr	r3, [sp, #16]
 800fb96:	1e5e      	subs	r6, r3, #1
 800fb98:	9b08      	ldr	r3, [sp, #32]
 800fb9a:	42b3      	cmp	r3, r6
 800fb9c:	bfbf      	itttt	lt
 800fb9e:	9b08      	ldrlt	r3, [sp, #32]
 800fba0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800fba2:	9608      	strlt	r6, [sp, #32]
 800fba4:	1af3      	sublt	r3, r6, r3
 800fba6:	bfb4      	ite	lt
 800fba8:	18d2      	addlt	r2, r2, r3
 800fbaa:	1b9e      	subge	r6, r3, r6
 800fbac:	9b04      	ldr	r3, [sp, #16]
 800fbae:	bfbc      	itt	lt
 800fbb0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800fbb2:	2600      	movlt	r6, #0
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	bfb7      	itett	lt
 800fbb8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800fbbc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800fbc0:	1a9d      	sublt	r5, r3, r2
 800fbc2:	2300      	movlt	r3, #0
 800fbc4:	e741      	b.n	800fa4a <_dtoa_r+0x742>
 800fbc6:	9e08      	ldr	r6, [sp, #32]
 800fbc8:	9d05      	ldr	r5, [sp, #20]
 800fbca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fbcc:	e748      	b.n	800fa60 <_dtoa_r+0x758>
 800fbce:	9a08      	ldr	r2, [sp, #32]
 800fbd0:	e770      	b.n	800fab4 <_dtoa_r+0x7ac>
 800fbd2:	9b07      	ldr	r3, [sp, #28]
 800fbd4:	2b01      	cmp	r3, #1
 800fbd6:	dc19      	bgt.n	800fc0c <_dtoa_r+0x904>
 800fbd8:	9b02      	ldr	r3, [sp, #8]
 800fbda:	b9bb      	cbnz	r3, 800fc0c <_dtoa_r+0x904>
 800fbdc:	9b03      	ldr	r3, [sp, #12]
 800fbde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbe2:	b99b      	cbnz	r3, 800fc0c <_dtoa_r+0x904>
 800fbe4:	9b03      	ldr	r3, [sp, #12]
 800fbe6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fbea:	0d1b      	lsrs	r3, r3, #20
 800fbec:	051b      	lsls	r3, r3, #20
 800fbee:	b183      	cbz	r3, 800fc12 <_dtoa_r+0x90a>
 800fbf0:	9b05      	ldr	r3, [sp, #20]
 800fbf2:	3301      	adds	r3, #1
 800fbf4:	9305      	str	r3, [sp, #20]
 800fbf6:	9b06      	ldr	r3, [sp, #24]
 800fbf8:	3301      	adds	r3, #1
 800fbfa:	9306      	str	r3, [sp, #24]
 800fbfc:	f04f 0801 	mov.w	r8, #1
 800fc00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	f47f af6f 	bne.w	800fae6 <_dtoa_r+0x7de>
 800fc08:	2001      	movs	r0, #1
 800fc0a:	e774      	b.n	800faf6 <_dtoa_r+0x7ee>
 800fc0c:	f04f 0800 	mov.w	r8, #0
 800fc10:	e7f6      	b.n	800fc00 <_dtoa_r+0x8f8>
 800fc12:	4698      	mov	r8, r3
 800fc14:	e7f4      	b.n	800fc00 <_dtoa_r+0x8f8>
 800fc16:	d082      	beq.n	800fb1e <_dtoa_r+0x816>
 800fc18:	9a05      	ldr	r2, [sp, #20]
 800fc1a:	331c      	adds	r3, #28
 800fc1c:	441a      	add	r2, r3
 800fc1e:	9205      	str	r2, [sp, #20]
 800fc20:	9a06      	ldr	r2, [sp, #24]
 800fc22:	441a      	add	r2, r3
 800fc24:	441d      	add	r5, r3
 800fc26:	9206      	str	r2, [sp, #24]
 800fc28:	e779      	b.n	800fb1e <_dtoa_r+0x816>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	e7f4      	b.n	800fc18 <_dtoa_r+0x910>
 800fc2e:	9b04      	ldr	r3, [sp, #16]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	dc37      	bgt.n	800fca4 <_dtoa_r+0x99c>
 800fc34:	9b07      	ldr	r3, [sp, #28]
 800fc36:	2b02      	cmp	r3, #2
 800fc38:	dd34      	ble.n	800fca4 <_dtoa_r+0x99c>
 800fc3a:	9b04      	ldr	r3, [sp, #16]
 800fc3c:	9301      	str	r3, [sp, #4]
 800fc3e:	9b01      	ldr	r3, [sp, #4]
 800fc40:	b963      	cbnz	r3, 800fc5c <_dtoa_r+0x954>
 800fc42:	4631      	mov	r1, r6
 800fc44:	2205      	movs	r2, #5
 800fc46:	4620      	mov	r0, r4
 800fc48:	f000 fac4 	bl	80101d4 <__multadd>
 800fc4c:	4601      	mov	r1, r0
 800fc4e:	4606      	mov	r6, r0
 800fc50:	4650      	mov	r0, sl
 800fc52:	f000 fcd9 	bl	8010608 <__mcmp>
 800fc56:	2800      	cmp	r0, #0
 800fc58:	f73f adbb 	bgt.w	800f7d2 <_dtoa_r+0x4ca>
 800fc5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc5e:	9d00      	ldr	r5, [sp, #0]
 800fc60:	ea6f 0b03 	mvn.w	fp, r3
 800fc64:	f04f 0800 	mov.w	r8, #0
 800fc68:	4631      	mov	r1, r6
 800fc6a:	4620      	mov	r0, r4
 800fc6c:	f000 fa90 	bl	8010190 <_Bfree>
 800fc70:	2f00      	cmp	r7, #0
 800fc72:	f43f aeab 	beq.w	800f9cc <_dtoa_r+0x6c4>
 800fc76:	f1b8 0f00 	cmp.w	r8, #0
 800fc7a:	d005      	beq.n	800fc88 <_dtoa_r+0x980>
 800fc7c:	45b8      	cmp	r8, r7
 800fc7e:	d003      	beq.n	800fc88 <_dtoa_r+0x980>
 800fc80:	4641      	mov	r1, r8
 800fc82:	4620      	mov	r0, r4
 800fc84:	f000 fa84 	bl	8010190 <_Bfree>
 800fc88:	4639      	mov	r1, r7
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	f000 fa80 	bl	8010190 <_Bfree>
 800fc90:	e69c      	b.n	800f9cc <_dtoa_r+0x6c4>
 800fc92:	2600      	movs	r6, #0
 800fc94:	4637      	mov	r7, r6
 800fc96:	e7e1      	b.n	800fc5c <_dtoa_r+0x954>
 800fc98:	46bb      	mov	fp, r7
 800fc9a:	4637      	mov	r7, r6
 800fc9c:	e599      	b.n	800f7d2 <_dtoa_r+0x4ca>
 800fc9e:	bf00      	nop
 800fca0:	40240000 	.word	0x40240000
 800fca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	f000 80c8 	beq.w	800fe3c <_dtoa_r+0xb34>
 800fcac:	9b04      	ldr	r3, [sp, #16]
 800fcae:	9301      	str	r3, [sp, #4]
 800fcb0:	2d00      	cmp	r5, #0
 800fcb2:	dd05      	ble.n	800fcc0 <_dtoa_r+0x9b8>
 800fcb4:	4639      	mov	r1, r7
 800fcb6:	462a      	mov	r2, r5
 800fcb8:	4620      	mov	r0, r4
 800fcba:	f000 fc39 	bl	8010530 <__lshift>
 800fcbe:	4607      	mov	r7, r0
 800fcc0:	f1b8 0f00 	cmp.w	r8, #0
 800fcc4:	d05b      	beq.n	800fd7e <_dtoa_r+0xa76>
 800fcc6:	6879      	ldr	r1, [r7, #4]
 800fcc8:	4620      	mov	r0, r4
 800fcca:	f000 fa21 	bl	8010110 <_Balloc>
 800fcce:	4605      	mov	r5, r0
 800fcd0:	b928      	cbnz	r0, 800fcde <_dtoa_r+0x9d6>
 800fcd2:	4b83      	ldr	r3, [pc, #524]	; (800fee0 <_dtoa_r+0xbd8>)
 800fcd4:	4602      	mov	r2, r0
 800fcd6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800fcda:	f7ff bb2e 	b.w	800f33a <_dtoa_r+0x32>
 800fcde:	693a      	ldr	r2, [r7, #16]
 800fce0:	3202      	adds	r2, #2
 800fce2:	0092      	lsls	r2, r2, #2
 800fce4:	f107 010c 	add.w	r1, r7, #12
 800fce8:	300c      	adds	r0, #12
 800fcea:	f7ff fa74 	bl	800f1d6 <memcpy>
 800fcee:	2201      	movs	r2, #1
 800fcf0:	4629      	mov	r1, r5
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	f000 fc1c 	bl	8010530 <__lshift>
 800fcf8:	9b00      	ldr	r3, [sp, #0]
 800fcfa:	3301      	adds	r3, #1
 800fcfc:	9304      	str	r3, [sp, #16]
 800fcfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd02:	4413      	add	r3, r2
 800fd04:	9308      	str	r3, [sp, #32]
 800fd06:	9b02      	ldr	r3, [sp, #8]
 800fd08:	f003 0301 	and.w	r3, r3, #1
 800fd0c:	46b8      	mov	r8, r7
 800fd0e:	9306      	str	r3, [sp, #24]
 800fd10:	4607      	mov	r7, r0
 800fd12:	9b04      	ldr	r3, [sp, #16]
 800fd14:	4631      	mov	r1, r6
 800fd16:	3b01      	subs	r3, #1
 800fd18:	4650      	mov	r0, sl
 800fd1a:	9301      	str	r3, [sp, #4]
 800fd1c:	f7ff fa69 	bl	800f1f2 <quorem>
 800fd20:	4641      	mov	r1, r8
 800fd22:	9002      	str	r0, [sp, #8]
 800fd24:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fd28:	4650      	mov	r0, sl
 800fd2a:	f000 fc6d 	bl	8010608 <__mcmp>
 800fd2e:	463a      	mov	r2, r7
 800fd30:	9005      	str	r0, [sp, #20]
 800fd32:	4631      	mov	r1, r6
 800fd34:	4620      	mov	r0, r4
 800fd36:	f000 fc83 	bl	8010640 <__mdiff>
 800fd3a:	68c2      	ldr	r2, [r0, #12]
 800fd3c:	4605      	mov	r5, r0
 800fd3e:	bb02      	cbnz	r2, 800fd82 <_dtoa_r+0xa7a>
 800fd40:	4601      	mov	r1, r0
 800fd42:	4650      	mov	r0, sl
 800fd44:	f000 fc60 	bl	8010608 <__mcmp>
 800fd48:	4602      	mov	r2, r0
 800fd4a:	4629      	mov	r1, r5
 800fd4c:	4620      	mov	r0, r4
 800fd4e:	9209      	str	r2, [sp, #36]	; 0x24
 800fd50:	f000 fa1e 	bl	8010190 <_Bfree>
 800fd54:	9b07      	ldr	r3, [sp, #28]
 800fd56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd58:	9d04      	ldr	r5, [sp, #16]
 800fd5a:	ea43 0102 	orr.w	r1, r3, r2
 800fd5e:	9b06      	ldr	r3, [sp, #24]
 800fd60:	4319      	orrs	r1, r3
 800fd62:	d110      	bne.n	800fd86 <_dtoa_r+0xa7e>
 800fd64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fd68:	d029      	beq.n	800fdbe <_dtoa_r+0xab6>
 800fd6a:	9b05      	ldr	r3, [sp, #20]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	dd02      	ble.n	800fd76 <_dtoa_r+0xa6e>
 800fd70:	9b02      	ldr	r3, [sp, #8]
 800fd72:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800fd76:	9b01      	ldr	r3, [sp, #4]
 800fd78:	f883 9000 	strb.w	r9, [r3]
 800fd7c:	e774      	b.n	800fc68 <_dtoa_r+0x960>
 800fd7e:	4638      	mov	r0, r7
 800fd80:	e7ba      	b.n	800fcf8 <_dtoa_r+0x9f0>
 800fd82:	2201      	movs	r2, #1
 800fd84:	e7e1      	b.n	800fd4a <_dtoa_r+0xa42>
 800fd86:	9b05      	ldr	r3, [sp, #20]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	db04      	blt.n	800fd96 <_dtoa_r+0xa8e>
 800fd8c:	9907      	ldr	r1, [sp, #28]
 800fd8e:	430b      	orrs	r3, r1
 800fd90:	9906      	ldr	r1, [sp, #24]
 800fd92:	430b      	orrs	r3, r1
 800fd94:	d120      	bne.n	800fdd8 <_dtoa_r+0xad0>
 800fd96:	2a00      	cmp	r2, #0
 800fd98:	dded      	ble.n	800fd76 <_dtoa_r+0xa6e>
 800fd9a:	4651      	mov	r1, sl
 800fd9c:	2201      	movs	r2, #1
 800fd9e:	4620      	mov	r0, r4
 800fda0:	f000 fbc6 	bl	8010530 <__lshift>
 800fda4:	4631      	mov	r1, r6
 800fda6:	4682      	mov	sl, r0
 800fda8:	f000 fc2e 	bl	8010608 <__mcmp>
 800fdac:	2800      	cmp	r0, #0
 800fdae:	dc03      	bgt.n	800fdb8 <_dtoa_r+0xab0>
 800fdb0:	d1e1      	bne.n	800fd76 <_dtoa_r+0xa6e>
 800fdb2:	f019 0f01 	tst.w	r9, #1
 800fdb6:	d0de      	beq.n	800fd76 <_dtoa_r+0xa6e>
 800fdb8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fdbc:	d1d8      	bne.n	800fd70 <_dtoa_r+0xa68>
 800fdbe:	9a01      	ldr	r2, [sp, #4]
 800fdc0:	2339      	movs	r3, #57	; 0x39
 800fdc2:	7013      	strb	r3, [r2, #0]
 800fdc4:	462b      	mov	r3, r5
 800fdc6:	461d      	mov	r5, r3
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fdce:	2a39      	cmp	r2, #57	; 0x39
 800fdd0:	d06c      	beq.n	800feac <_dtoa_r+0xba4>
 800fdd2:	3201      	adds	r2, #1
 800fdd4:	701a      	strb	r2, [r3, #0]
 800fdd6:	e747      	b.n	800fc68 <_dtoa_r+0x960>
 800fdd8:	2a00      	cmp	r2, #0
 800fdda:	dd07      	ble.n	800fdec <_dtoa_r+0xae4>
 800fddc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fde0:	d0ed      	beq.n	800fdbe <_dtoa_r+0xab6>
 800fde2:	9a01      	ldr	r2, [sp, #4]
 800fde4:	f109 0301 	add.w	r3, r9, #1
 800fde8:	7013      	strb	r3, [r2, #0]
 800fdea:	e73d      	b.n	800fc68 <_dtoa_r+0x960>
 800fdec:	9b04      	ldr	r3, [sp, #16]
 800fdee:	9a08      	ldr	r2, [sp, #32]
 800fdf0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800fdf4:	4293      	cmp	r3, r2
 800fdf6:	d043      	beq.n	800fe80 <_dtoa_r+0xb78>
 800fdf8:	4651      	mov	r1, sl
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	220a      	movs	r2, #10
 800fdfe:	4620      	mov	r0, r4
 800fe00:	f000 f9e8 	bl	80101d4 <__multadd>
 800fe04:	45b8      	cmp	r8, r7
 800fe06:	4682      	mov	sl, r0
 800fe08:	f04f 0300 	mov.w	r3, #0
 800fe0c:	f04f 020a 	mov.w	r2, #10
 800fe10:	4641      	mov	r1, r8
 800fe12:	4620      	mov	r0, r4
 800fe14:	d107      	bne.n	800fe26 <_dtoa_r+0xb1e>
 800fe16:	f000 f9dd 	bl	80101d4 <__multadd>
 800fe1a:	4680      	mov	r8, r0
 800fe1c:	4607      	mov	r7, r0
 800fe1e:	9b04      	ldr	r3, [sp, #16]
 800fe20:	3301      	adds	r3, #1
 800fe22:	9304      	str	r3, [sp, #16]
 800fe24:	e775      	b.n	800fd12 <_dtoa_r+0xa0a>
 800fe26:	f000 f9d5 	bl	80101d4 <__multadd>
 800fe2a:	4639      	mov	r1, r7
 800fe2c:	4680      	mov	r8, r0
 800fe2e:	2300      	movs	r3, #0
 800fe30:	220a      	movs	r2, #10
 800fe32:	4620      	mov	r0, r4
 800fe34:	f000 f9ce 	bl	80101d4 <__multadd>
 800fe38:	4607      	mov	r7, r0
 800fe3a:	e7f0      	b.n	800fe1e <_dtoa_r+0xb16>
 800fe3c:	9b04      	ldr	r3, [sp, #16]
 800fe3e:	9301      	str	r3, [sp, #4]
 800fe40:	9d00      	ldr	r5, [sp, #0]
 800fe42:	4631      	mov	r1, r6
 800fe44:	4650      	mov	r0, sl
 800fe46:	f7ff f9d4 	bl	800f1f2 <quorem>
 800fe4a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fe4e:	9b00      	ldr	r3, [sp, #0]
 800fe50:	f805 9b01 	strb.w	r9, [r5], #1
 800fe54:	1aea      	subs	r2, r5, r3
 800fe56:	9b01      	ldr	r3, [sp, #4]
 800fe58:	4293      	cmp	r3, r2
 800fe5a:	dd07      	ble.n	800fe6c <_dtoa_r+0xb64>
 800fe5c:	4651      	mov	r1, sl
 800fe5e:	2300      	movs	r3, #0
 800fe60:	220a      	movs	r2, #10
 800fe62:	4620      	mov	r0, r4
 800fe64:	f000 f9b6 	bl	80101d4 <__multadd>
 800fe68:	4682      	mov	sl, r0
 800fe6a:	e7ea      	b.n	800fe42 <_dtoa_r+0xb3a>
 800fe6c:	9b01      	ldr	r3, [sp, #4]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	bfc8      	it	gt
 800fe72:	461d      	movgt	r5, r3
 800fe74:	9b00      	ldr	r3, [sp, #0]
 800fe76:	bfd8      	it	le
 800fe78:	2501      	movle	r5, #1
 800fe7a:	441d      	add	r5, r3
 800fe7c:	f04f 0800 	mov.w	r8, #0
 800fe80:	4651      	mov	r1, sl
 800fe82:	2201      	movs	r2, #1
 800fe84:	4620      	mov	r0, r4
 800fe86:	f000 fb53 	bl	8010530 <__lshift>
 800fe8a:	4631      	mov	r1, r6
 800fe8c:	4682      	mov	sl, r0
 800fe8e:	f000 fbbb 	bl	8010608 <__mcmp>
 800fe92:	2800      	cmp	r0, #0
 800fe94:	dc96      	bgt.n	800fdc4 <_dtoa_r+0xabc>
 800fe96:	d102      	bne.n	800fe9e <_dtoa_r+0xb96>
 800fe98:	f019 0f01 	tst.w	r9, #1
 800fe9c:	d192      	bne.n	800fdc4 <_dtoa_r+0xabc>
 800fe9e:	462b      	mov	r3, r5
 800fea0:	461d      	mov	r5, r3
 800fea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fea6:	2a30      	cmp	r2, #48	; 0x30
 800fea8:	d0fa      	beq.n	800fea0 <_dtoa_r+0xb98>
 800feaa:	e6dd      	b.n	800fc68 <_dtoa_r+0x960>
 800feac:	9a00      	ldr	r2, [sp, #0]
 800feae:	429a      	cmp	r2, r3
 800feb0:	d189      	bne.n	800fdc6 <_dtoa_r+0xabe>
 800feb2:	f10b 0b01 	add.w	fp, fp, #1
 800feb6:	2331      	movs	r3, #49	; 0x31
 800feb8:	e796      	b.n	800fde8 <_dtoa_r+0xae0>
 800feba:	4b0a      	ldr	r3, [pc, #40]	; (800fee4 <_dtoa_r+0xbdc>)
 800febc:	f7ff ba99 	b.w	800f3f2 <_dtoa_r+0xea>
 800fec0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	f47f aa6d 	bne.w	800f3a2 <_dtoa_r+0x9a>
 800fec8:	4b07      	ldr	r3, [pc, #28]	; (800fee8 <_dtoa_r+0xbe0>)
 800feca:	f7ff ba92 	b.w	800f3f2 <_dtoa_r+0xea>
 800fece:	9b01      	ldr	r3, [sp, #4]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	dcb5      	bgt.n	800fe40 <_dtoa_r+0xb38>
 800fed4:	9b07      	ldr	r3, [sp, #28]
 800fed6:	2b02      	cmp	r3, #2
 800fed8:	f73f aeb1 	bgt.w	800fc3e <_dtoa_r+0x936>
 800fedc:	e7b0      	b.n	800fe40 <_dtoa_r+0xb38>
 800fede:	bf00      	nop
 800fee0:	0801261d 	.word	0x0801261d
 800fee4:	08012573 	.word	0x08012573
 800fee8:	080125a1 	.word	0x080125a1

0800feec <_free_r>:
 800feec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800feee:	2900      	cmp	r1, #0
 800fef0:	d044      	beq.n	800ff7c <_free_r+0x90>
 800fef2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fef6:	9001      	str	r0, [sp, #4]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	f1a1 0404 	sub.w	r4, r1, #4
 800fefe:	bfb8      	it	lt
 800ff00:	18e4      	addlt	r4, r4, r3
 800ff02:	f000 f8f9 	bl	80100f8 <__malloc_lock>
 800ff06:	4a1e      	ldr	r2, [pc, #120]	; (800ff80 <_free_r+0x94>)
 800ff08:	9801      	ldr	r0, [sp, #4]
 800ff0a:	6813      	ldr	r3, [r2, #0]
 800ff0c:	b933      	cbnz	r3, 800ff1c <_free_r+0x30>
 800ff0e:	6063      	str	r3, [r4, #4]
 800ff10:	6014      	str	r4, [r2, #0]
 800ff12:	b003      	add	sp, #12
 800ff14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff18:	f000 b8f4 	b.w	8010104 <__malloc_unlock>
 800ff1c:	42a3      	cmp	r3, r4
 800ff1e:	d908      	bls.n	800ff32 <_free_r+0x46>
 800ff20:	6825      	ldr	r5, [r4, #0]
 800ff22:	1961      	adds	r1, r4, r5
 800ff24:	428b      	cmp	r3, r1
 800ff26:	bf01      	itttt	eq
 800ff28:	6819      	ldreq	r1, [r3, #0]
 800ff2a:	685b      	ldreq	r3, [r3, #4]
 800ff2c:	1949      	addeq	r1, r1, r5
 800ff2e:	6021      	streq	r1, [r4, #0]
 800ff30:	e7ed      	b.n	800ff0e <_free_r+0x22>
 800ff32:	461a      	mov	r2, r3
 800ff34:	685b      	ldr	r3, [r3, #4]
 800ff36:	b10b      	cbz	r3, 800ff3c <_free_r+0x50>
 800ff38:	42a3      	cmp	r3, r4
 800ff3a:	d9fa      	bls.n	800ff32 <_free_r+0x46>
 800ff3c:	6811      	ldr	r1, [r2, #0]
 800ff3e:	1855      	adds	r5, r2, r1
 800ff40:	42a5      	cmp	r5, r4
 800ff42:	d10b      	bne.n	800ff5c <_free_r+0x70>
 800ff44:	6824      	ldr	r4, [r4, #0]
 800ff46:	4421      	add	r1, r4
 800ff48:	1854      	adds	r4, r2, r1
 800ff4a:	42a3      	cmp	r3, r4
 800ff4c:	6011      	str	r1, [r2, #0]
 800ff4e:	d1e0      	bne.n	800ff12 <_free_r+0x26>
 800ff50:	681c      	ldr	r4, [r3, #0]
 800ff52:	685b      	ldr	r3, [r3, #4]
 800ff54:	6053      	str	r3, [r2, #4]
 800ff56:	440c      	add	r4, r1
 800ff58:	6014      	str	r4, [r2, #0]
 800ff5a:	e7da      	b.n	800ff12 <_free_r+0x26>
 800ff5c:	d902      	bls.n	800ff64 <_free_r+0x78>
 800ff5e:	230c      	movs	r3, #12
 800ff60:	6003      	str	r3, [r0, #0]
 800ff62:	e7d6      	b.n	800ff12 <_free_r+0x26>
 800ff64:	6825      	ldr	r5, [r4, #0]
 800ff66:	1961      	adds	r1, r4, r5
 800ff68:	428b      	cmp	r3, r1
 800ff6a:	bf04      	itt	eq
 800ff6c:	6819      	ldreq	r1, [r3, #0]
 800ff6e:	685b      	ldreq	r3, [r3, #4]
 800ff70:	6063      	str	r3, [r4, #4]
 800ff72:	bf04      	itt	eq
 800ff74:	1949      	addeq	r1, r1, r5
 800ff76:	6021      	streq	r1, [r4, #0]
 800ff78:	6054      	str	r4, [r2, #4]
 800ff7a:	e7ca      	b.n	800ff12 <_free_r+0x26>
 800ff7c:	b003      	add	sp, #12
 800ff7e:	bd30      	pop	{r4, r5, pc}
 800ff80:	2001a250 	.word	0x2001a250

0800ff84 <malloc>:
 800ff84:	4b02      	ldr	r3, [pc, #8]	; (800ff90 <malloc+0xc>)
 800ff86:	4601      	mov	r1, r0
 800ff88:	6818      	ldr	r0, [r3, #0]
 800ff8a:	f000 b823 	b.w	800ffd4 <_malloc_r>
 800ff8e:	bf00      	nop
 800ff90:	200001e0 	.word	0x200001e0

0800ff94 <sbrk_aligned>:
 800ff94:	b570      	push	{r4, r5, r6, lr}
 800ff96:	4e0e      	ldr	r6, [pc, #56]	; (800ffd0 <sbrk_aligned+0x3c>)
 800ff98:	460c      	mov	r4, r1
 800ff9a:	6831      	ldr	r1, [r6, #0]
 800ff9c:	4605      	mov	r5, r0
 800ff9e:	b911      	cbnz	r1, 800ffa6 <sbrk_aligned+0x12>
 800ffa0:	f000 fe60 	bl	8010c64 <_sbrk_r>
 800ffa4:	6030      	str	r0, [r6, #0]
 800ffa6:	4621      	mov	r1, r4
 800ffa8:	4628      	mov	r0, r5
 800ffaa:	f000 fe5b 	bl	8010c64 <_sbrk_r>
 800ffae:	1c43      	adds	r3, r0, #1
 800ffb0:	d00a      	beq.n	800ffc8 <sbrk_aligned+0x34>
 800ffb2:	1cc4      	adds	r4, r0, #3
 800ffb4:	f024 0403 	bic.w	r4, r4, #3
 800ffb8:	42a0      	cmp	r0, r4
 800ffba:	d007      	beq.n	800ffcc <sbrk_aligned+0x38>
 800ffbc:	1a21      	subs	r1, r4, r0
 800ffbe:	4628      	mov	r0, r5
 800ffc0:	f000 fe50 	bl	8010c64 <_sbrk_r>
 800ffc4:	3001      	adds	r0, #1
 800ffc6:	d101      	bne.n	800ffcc <sbrk_aligned+0x38>
 800ffc8:	f04f 34ff 	mov.w	r4, #4294967295
 800ffcc:	4620      	mov	r0, r4
 800ffce:	bd70      	pop	{r4, r5, r6, pc}
 800ffd0:	2001a254 	.word	0x2001a254

0800ffd4 <_malloc_r>:
 800ffd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffd8:	1ccd      	adds	r5, r1, #3
 800ffda:	f025 0503 	bic.w	r5, r5, #3
 800ffde:	3508      	adds	r5, #8
 800ffe0:	2d0c      	cmp	r5, #12
 800ffe2:	bf38      	it	cc
 800ffe4:	250c      	movcc	r5, #12
 800ffe6:	2d00      	cmp	r5, #0
 800ffe8:	4607      	mov	r7, r0
 800ffea:	db01      	blt.n	800fff0 <_malloc_r+0x1c>
 800ffec:	42a9      	cmp	r1, r5
 800ffee:	d905      	bls.n	800fffc <_malloc_r+0x28>
 800fff0:	230c      	movs	r3, #12
 800fff2:	603b      	str	r3, [r7, #0]
 800fff4:	2600      	movs	r6, #0
 800fff6:	4630      	mov	r0, r6
 800fff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fffc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80100d0 <_malloc_r+0xfc>
 8010000:	f000 f87a 	bl	80100f8 <__malloc_lock>
 8010004:	f8d8 3000 	ldr.w	r3, [r8]
 8010008:	461c      	mov	r4, r3
 801000a:	bb5c      	cbnz	r4, 8010064 <_malloc_r+0x90>
 801000c:	4629      	mov	r1, r5
 801000e:	4638      	mov	r0, r7
 8010010:	f7ff ffc0 	bl	800ff94 <sbrk_aligned>
 8010014:	1c43      	adds	r3, r0, #1
 8010016:	4604      	mov	r4, r0
 8010018:	d155      	bne.n	80100c6 <_malloc_r+0xf2>
 801001a:	f8d8 4000 	ldr.w	r4, [r8]
 801001e:	4626      	mov	r6, r4
 8010020:	2e00      	cmp	r6, #0
 8010022:	d145      	bne.n	80100b0 <_malloc_r+0xdc>
 8010024:	2c00      	cmp	r4, #0
 8010026:	d048      	beq.n	80100ba <_malloc_r+0xe6>
 8010028:	6823      	ldr	r3, [r4, #0]
 801002a:	4631      	mov	r1, r6
 801002c:	4638      	mov	r0, r7
 801002e:	eb04 0903 	add.w	r9, r4, r3
 8010032:	f000 fe17 	bl	8010c64 <_sbrk_r>
 8010036:	4581      	cmp	r9, r0
 8010038:	d13f      	bne.n	80100ba <_malloc_r+0xe6>
 801003a:	6821      	ldr	r1, [r4, #0]
 801003c:	1a6d      	subs	r5, r5, r1
 801003e:	4629      	mov	r1, r5
 8010040:	4638      	mov	r0, r7
 8010042:	f7ff ffa7 	bl	800ff94 <sbrk_aligned>
 8010046:	3001      	adds	r0, #1
 8010048:	d037      	beq.n	80100ba <_malloc_r+0xe6>
 801004a:	6823      	ldr	r3, [r4, #0]
 801004c:	442b      	add	r3, r5
 801004e:	6023      	str	r3, [r4, #0]
 8010050:	f8d8 3000 	ldr.w	r3, [r8]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d038      	beq.n	80100ca <_malloc_r+0xf6>
 8010058:	685a      	ldr	r2, [r3, #4]
 801005a:	42a2      	cmp	r2, r4
 801005c:	d12b      	bne.n	80100b6 <_malloc_r+0xe2>
 801005e:	2200      	movs	r2, #0
 8010060:	605a      	str	r2, [r3, #4]
 8010062:	e00f      	b.n	8010084 <_malloc_r+0xb0>
 8010064:	6822      	ldr	r2, [r4, #0]
 8010066:	1b52      	subs	r2, r2, r5
 8010068:	d41f      	bmi.n	80100aa <_malloc_r+0xd6>
 801006a:	2a0b      	cmp	r2, #11
 801006c:	d917      	bls.n	801009e <_malloc_r+0xca>
 801006e:	1961      	adds	r1, r4, r5
 8010070:	42a3      	cmp	r3, r4
 8010072:	6025      	str	r5, [r4, #0]
 8010074:	bf18      	it	ne
 8010076:	6059      	strne	r1, [r3, #4]
 8010078:	6863      	ldr	r3, [r4, #4]
 801007a:	bf08      	it	eq
 801007c:	f8c8 1000 	streq.w	r1, [r8]
 8010080:	5162      	str	r2, [r4, r5]
 8010082:	604b      	str	r3, [r1, #4]
 8010084:	4638      	mov	r0, r7
 8010086:	f104 060b 	add.w	r6, r4, #11
 801008a:	f000 f83b 	bl	8010104 <__malloc_unlock>
 801008e:	f026 0607 	bic.w	r6, r6, #7
 8010092:	1d23      	adds	r3, r4, #4
 8010094:	1af2      	subs	r2, r6, r3
 8010096:	d0ae      	beq.n	800fff6 <_malloc_r+0x22>
 8010098:	1b9b      	subs	r3, r3, r6
 801009a:	50a3      	str	r3, [r4, r2]
 801009c:	e7ab      	b.n	800fff6 <_malloc_r+0x22>
 801009e:	42a3      	cmp	r3, r4
 80100a0:	6862      	ldr	r2, [r4, #4]
 80100a2:	d1dd      	bne.n	8010060 <_malloc_r+0x8c>
 80100a4:	f8c8 2000 	str.w	r2, [r8]
 80100a8:	e7ec      	b.n	8010084 <_malloc_r+0xb0>
 80100aa:	4623      	mov	r3, r4
 80100ac:	6864      	ldr	r4, [r4, #4]
 80100ae:	e7ac      	b.n	801000a <_malloc_r+0x36>
 80100b0:	4634      	mov	r4, r6
 80100b2:	6876      	ldr	r6, [r6, #4]
 80100b4:	e7b4      	b.n	8010020 <_malloc_r+0x4c>
 80100b6:	4613      	mov	r3, r2
 80100b8:	e7cc      	b.n	8010054 <_malloc_r+0x80>
 80100ba:	230c      	movs	r3, #12
 80100bc:	603b      	str	r3, [r7, #0]
 80100be:	4638      	mov	r0, r7
 80100c0:	f000 f820 	bl	8010104 <__malloc_unlock>
 80100c4:	e797      	b.n	800fff6 <_malloc_r+0x22>
 80100c6:	6025      	str	r5, [r4, #0]
 80100c8:	e7dc      	b.n	8010084 <_malloc_r+0xb0>
 80100ca:	605b      	str	r3, [r3, #4]
 80100cc:	deff      	udf	#255	; 0xff
 80100ce:	bf00      	nop
 80100d0:	2001a250 	.word	0x2001a250

080100d4 <__ascii_mbtowc>:
 80100d4:	b082      	sub	sp, #8
 80100d6:	b901      	cbnz	r1, 80100da <__ascii_mbtowc+0x6>
 80100d8:	a901      	add	r1, sp, #4
 80100da:	b142      	cbz	r2, 80100ee <__ascii_mbtowc+0x1a>
 80100dc:	b14b      	cbz	r3, 80100f2 <__ascii_mbtowc+0x1e>
 80100de:	7813      	ldrb	r3, [r2, #0]
 80100e0:	600b      	str	r3, [r1, #0]
 80100e2:	7812      	ldrb	r2, [r2, #0]
 80100e4:	1e10      	subs	r0, r2, #0
 80100e6:	bf18      	it	ne
 80100e8:	2001      	movne	r0, #1
 80100ea:	b002      	add	sp, #8
 80100ec:	4770      	bx	lr
 80100ee:	4610      	mov	r0, r2
 80100f0:	e7fb      	b.n	80100ea <__ascii_mbtowc+0x16>
 80100f2:	f06f 0001 	mvn.w	r0, #1
 80100f6:	e7f8      	b.n	80100ea <__ascii_mbtowc+0x16>

080100f8 <__malloc_lock>:
 80100f8:	4801      	ldr	r0, [pc, #4]	; (8010100 <__malloc_lock+0x8>)
 80100fa:	f7ff b86a 	b.w	800f1d2 <__retarget_lock_acquire_recursive>
 80100fe:	bf00      	nop
 8010100:	2001a24c 	.word	0x2001a24c

08010104 <__malloc_unlock>:
 8010104:	4801      	ldr	r0, [pc, #4]	; (801010c <__malloc_unlock+0x8>)
 8010106:	f7ff b865 	b.w	800f1d4 <__retarget_lock_release_recursive>
 801010a:	bf00      	nop
 801010c:	2001a24c 	.word	0x2001a24c

08010110 <_Balloc>:
 8010110:	b570      	push	{r4, r5, r6, lr}
 8010112:	69c6      	ldr	r6, [r0, #28]
 8010114:	4604      	mov	r4, r0
 8010116:	460d      	mov	r5, r1
 8010118:	b976      	cbnz	r6, 8010138 <_Balloc+0x28>
 801011a:	2010      	movs	r0, #16
 801011c:	f7ff ff32 	bl	800ff84 <malloc>
 8010120:	4602      	mov	r2, r0
 8010122:	61e0      	str	r0, [r4, #28]
 8010124:	b920      	cbnz	r0, 8010130 <_Balloc+0x20>
 8010126:	4b18      	ldr	r3, [pc, #96]	; (8010188 <_Balloc+0x78>)
 8010128:	4818      	ldr	r0, [pc, #96]	; (801018c <_Balloc+0x7c>)
 801012a:	216b      	movs	r1, #107	; 0x6b
 801012c:	f000 fdaa 	bl	8010c84 <__assert_func>
 8010130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010134:	6006      	str	r6, [r0, #0]
 8010136:	60c6      	str	r6, [r0, #12]
 8010138:	69e6      	ldr	r6, [r4, #28]
 801013a:	68f3      	ldr	r3, [r6, #12]
 801013c:	b183      	cbz	r3, 8010160 <_Balloc+0x50>
 801013e:	69e3      	ldr	r3, [r4, #28]
 8010140:	68db      	ldr	r3, [r3, #12]
 8010142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010146:	b9b8      	cbnz	r0, 8010178 <_Balloc+0x68>
 8010148:	2101      	movs	r1, #1
 801014a:	fa01 f605 	lsl.w	r6, r1, r5
 801014e:	1d72      	adds	r2, r6, #5
 8010150:	0092      	lsls	r2, r2, #2
 8010152:	4620      	mov	r0, r4
 8010154:	f000 fdb4 	bl	8010cc0 <_calloc_r>
 8010158:	b160      	cbz	r0, 8010174 <_Balloc+0x64>
 801015a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801015e:	e00e      	b.n	801017e <_Balloc+0x6e>
 8010160:	2221      	movs	r2, #33	; 0x21
 8010162:	2104      	movs	r1, #4
 8010164:	4620      	mov	r0, r4
 8010166:	f000 fdab 	bl	8010cc0 <_calloc_r>
 801016a:	69e3      	ldr	r3, [r4, #28]
 801016c:	60f0      	str	r0, [r6, #12]
 801016e:	68db      	ldr	r3, [r3, #12]
 8010170:	2b00      	cmp	r3, #0
 8010172:	d1e4      	bne.n	801013e <_Balloc+0x2e>
 8010174:	2000      	movs	r0, #0
 8010176:	bd70      	pop	{r4, r5, r6, pc}
 8010178:	6802      	ldr	r2, [r0, #0]
 801017a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801017e:	2300      	movs	r3, #0
 8010180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010184:	e7f7      	b.n	8010176 <_Balloc+0x66>
 8010186:	bf00      	nop
 8010188:	080125ae 	.word	0x080125ae
 801018c:	0801262e 	.word	0x0801262e

08010190 <_Bfree>:
 8010190:	b570      	push	{r4, r5, r6, lr}
 8010192:	69c6      	ldr	r6, [r0, #28]
 8010194:	4605      	mov	r5, r0
 8010196:	460c      	mov	r4, r1
 8010198:	b976      	cbnz	r6, 80101b8 <_Bfree+0x28>
 801019a:	2010      	movs	r0, #16
 801019c:	f7ff fef2 	bl	800ff84 <malloc>
 80101a0:	4602      	mov	r2, r0
 80101a2:	61e8      	str	r0, [r5, #28]
 80101a4:	b920      	cbnz	r0, 80101b0 <_Bfree+0x20>
 80101a6:	4b09      	ldr	r3, [pc, #36]	; (80101cc <_Bfree+0x3c>)
 80101a8:	4809      	ldr	r0, [pc, #36]	; (80101d0 <_Bfree+0x40>)
 80101aa:	218f      	movs	r1, #143	; 0x8f
 80101ac:	f000 fd6a 	bl	8010c84 <__assert_func>
 80101b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80101b4:	6006      	str	r6, [r0, #0]
 80101b6:	60c6      	str	r6, [r0, #12]
 80101b8:	b13c      	cbz	r4, 80101ca <_Bfree+0x3a>
 80101ba:	69eb      	ldr	r3, [r5, #28]
 80101bc:	6862      	ldr	r2, [r4, #4]
 80101be:	68db      	ldr	r3, [r3, #12]
 80101c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80101c4:	6021      	str	r1, [r4, #0]
 80101c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80101ca:	bd70      	pop	{r4, r5, r6, pc}
 80101cc:	080125ae 	.word	0x080125ae
 80101d0:	0801262e 	.word	0x0801262e

080101d4 <__multadd>:
 80101d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101d8:	690d      	ldr	r5, [r1, #16]
 80101da:	4607      	mov	r7, r0
 80101dc:	460c      	mov	r4, r1
 80101de:	461e      	mov	r6, r3
 80101e0:	f101 0c14 	add.w	ip, r1, #20
 80101e4:	2000      	movs	r0, #0
 80101e6:	f8dc 3000 	ldr.w	r3, [ip]
 80101ea:	b299      	uxth	r1, r3
 80101ec:	fb02 6101 	mla	r1, r2, r1, r6
 80101f0:	0c1e      	lsrs	r6, r3, #16
 80101f2:	0c0b      	lsrs	r3, r1, #16
 80101f4:	fb02 3306 	mla	r3, r2, r6, r3
 80101f8:	b289      	uxth	r1, r1
 80101fa:	3001      	adds	r0, #1
 80101fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010200:	4285      	cmp	r5, r0
 8010202:	f84c 1b04 	str.w	r1, [ip], #4
 8010206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801020a:	dcec      	bgt.n	80101e6 <__multadd+0x12>
 801020c:	b30e      	cbz	r6, 8010252 <__multadd+0x7e>
 801020e:	68a3      	ldr	r3, [r4, #8]
 8010210:	42ab      	cmp	r3, r5
 8010212:	dc19      	bgt.n	8010248 <__multadd+0x74>
 8010214:	6861      	ldr	r1, [r4, #4]
 8010216:	4638      	mov	r0, r7
 8010218:	3101      	adds	r1, #1
 801021a:	f7ff ff79 	bl	8010110 <_Balloc>
 801021e:	4680      	mov	r8, r0
 8010220:	b928      	cbnz	r0, 801022e <__multadd+0x5a>
 8010222:	4602      	mov	r2, r0
 8010224:	4b0c      	ldr	r3, [pc, #48]	; (8010258 <__multadd+0x84>)
 8010226:	480d      	ldr	r0, [pc, #52]	; (801025c <__multadd+0x88>)
 8010228:	21ba      	movs	r1, #186	; 0xba
 801022a:	f000 fd2b 	bl	8010c84 <__assert_func>
 801022e:	6922      	ldr	r2, [r4, #16]
 8010230:	3202      	adds	r2, #2
 8010232:	f104 010c 	add.w	r1, r4, #12
 8010236:	0092      	lsls	r2, r2, #2
 8010238:	300c      	adds	r0, #12
 801023a:	f7fe ffcc 	bl	800f1d6 <memcpy>
 801023e:	4621      	mov	r1, r4
 8010240:	4638      	mov	r0, r7
 8010242:	f7ff ffa5 	bl	8010190 <_Bfree>
 8010246:	4644      	mov	r4, r8
 8010248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801024c:	3501      	adds	r5, #1
 801024e:	615e      	str	r6, [r3, #20]
 8010250:	6125      	str	r5, [r4, #16]
 8010252:	4620      	mov	r0, r4
 8010254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010258:	0801261d 	.word	0x0801261d
 801025c:	0801262e 	.word	0x0801262e

08010260 <__hi0bits>:
 8010260:	0c03      	lsrs	r3, r0, #16
 8010262:	041b      	lsls	r3, r3, #16
 8010264:	b9d3      	cbnz	r3, 801029c <__hi0bits+0x3c>
 8010266:	0400      	lsls	r0, r0, #16
 8010268:	2310      	movs	r3, #16
 801026a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801026e:	bf04      	itt	eq
 8010270:	0200      	lsleq	r0, r0, #8
 8010272:	3308      	addeq	r3, #8
 8010274:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010278:	bf04      	itt	eq
 801027a:	0100      	lsleq	r0, r0, #4
 801027c:	3304      	addeq	r3, #4
 801027e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010282:	bf04      	itt	eq
 8010284:	0080      	lsleq	r0, r0, #2
 8010286:	3302      	addeq	r3, #2
 8010288:	2800      	cmp	r0, #0
 801028a:	db05      	blt.n	8010298 <__hi0bits+0x38>
 801028c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010290:	f103 0301 	add.w	r3, r3, #1
 8010294:	bf08      	it	eq
 8010296:	2320      	moveq	r3, #32
 8010298:	4618      	mov	r0, r3
 801029a:	4770      	bx	lr
 801029c:	2300      	movs	r3, #0
 801029e:	e7e4      	b.n	801026a <__hi0bits+0xa>

080102a0 <__lo0bits>:
 80102a0:	6803      	ldr	r3, [r0, #0]
 80102a2:	f013 0207 	ands.w	r2, r3, #7
 80102a6:	d00c      	beq.n	80102c2 <__lo0bits+0x22>
 80102a8:	07d9      	lsls	r1, r3, #31
 80102aa:	d422      	bmi.n	80102f2 <__lo0bits+0x52>
 80102ac:	079a      	lsls	r2, r3, #30
 80102ae:	bf49      	itett	mi
 80102b0:	085b      	lsrmi	r3, r3, #1
 80102b2:	089b      	lsrpl	r3, r3, #2
 80102b4:	6003      	strmi	r3, [r0, #0]
 80102b6:	2201      	movmi	r2, #1
 80102b8:	bf5c      	itt	pl
 80102ba:	6003      	strpl	r3, [r0, #0]
 80102bc:	2202      	movpl	r2, #2
 80102be:	4610      	mov	r0, r2
 80102c0:	4770      	bx	lr
 80102c2:	b299      	uxth	r1, r3
 80102c4:	b909      	cbnz	r1, 80102ca <__lo0bits+0x2a>
 80102c6:	0c1b      	lsrs	r3, r3, #16
 80102c8:	2210      	movs	r2, #16
 80102ca:	b2d9      	uxtb	r1, r3
 80102cc:	b909      	cbnz	r1, 80102d2 <__lo0bits+0x32>
 80102ce:	3208      	adds	r2, #8
 80102d0:	0a1b      	lsrs	r3, r3, #8
 80102d2:	0719      	lsls	r1, r3, #28
 80102d4:	bf04      	itt	eq
 80102d6:	091b      	lsreq	r3, r3, #4
 80102d8:	3204      	addeq	r2, #4
 80102da:	0799      	lsls	r1, r3, #30
 80102dc:	bf04      	itt	eq
 80102de:	089b      	lsreq	r3, r3, #2
 80102e0:	3202      	addeq	r2, #2
 80102e2:	07d9      	lsls	r1, r3, #31
 80102e4:	d403      	bmi.n	80102ee <__lo0bits+0x4e>
 80102e6:	085b      	lsrs	r3, r3, #1
 80102e8:	f102 0201 	add.w	r2, r2, #1
 80102ec:	d003      	beq.n	80102f6 <__lo0bits+0x56>
 80102ee:	6003      	str	r3, [r0, #0]
 80102f0:	e7e5      	b.n	80102be <__lo0bits+0x1e>
 80102f2:	2200      	movs	r2, #0
 80102f4:	e7e3      	b.n	80102be <__lo0bits+0x1e>
 80102f6:	2220      	movs	r2, #32
 80102f8:	e7e1      	b.n	80102be <__lo0bits+0x1e>
	...

080102fc <__i2b>:
 80102fc:	b510      	push	{r4, lr}
 80102fe:	460c      	mov	r4, r1
 8010300:	2101      	movs	r1, #1
 8010302:	f7ff ff05 	bl	8010110 <_Balloc>
 8010306:	4602      	mov	r2, r0
 8010308:	b928      	cbnz	r0, 8010316 <__i2b+0x1a>
 801030a:	4b05      	ldr	r3, [pc, #20]	; (8010320 <__i2b+0x24>)
 801030c:	4805      	ldr	r0, [pc, #20]	; (8010324 <__i2b+0x28>)
 801030e:	f240 1145 	movw	r1, #325	; 0x145
 8010312:	f000 fcb7 	bl	8010c84 <__assert_func>
 8010316:	2301      	movs	r3, #1
 8010318:	6144      	str	r4, [r0, #20]
 801031a:	6103      	str	r3, [r0, #16]
 801031c:	bd10      	pop	{r4, pc}
 801031e:	bf00      	nop
 8010320:	0801261d 	.word	0x0801261d
 8010324:	0801262e 	.word	0x0801262e

08010328 <__multiply>:
 8010328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801032c:	4691      	mov	r9, r2
 801032e:	690a      	ldr	r2, [r1, #16]
 8010330:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010334:	429a      	cmp	r2, r3
 8010336:	bfb8      	it	lt
 8010338:	460b      	movlt	r3, r1
 801033a:	460c      	mov	r4, r1
 801033c:	bfbc      	itt	lt
 801033e:	464c      	movlt	r4, r9
 8010340:	4699      	movlt	r9, r3
 8010342:	6927      	ldr	r7, [r4, #16]
 8010344:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010348:	68a3      	ldr	r3, [r4, #8]
 801034a:	6861      	ldr	r1, [r4, #4]
 801034c:	eb07 060a 	add.w	r6, r7, sl
 8010350:	42b3      	cmp	r3, r6
 8010352:	b085      	sub	sp, #20
 8010354:	bfb8      	it	lt
 8010356:	3101      	addlt	r1, #1
 8010358:	f7ff feda 	bl	8010110 <_Balloc>
 801035c:	b930      	cbnz	r0, 801036c <__multiply+0x44>
 801035e:	4602      	mov	r2, r0
 8010360:	4b44      	ldr	r3, [pc, #272]	; (8010474 <__multiply+0x14c>)
 8010362:	4845      	ldr	r0, [pc, #276]	; (8010478 <__multiply+0x150>)
 8010364:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8010368:	f000 fc8c 	bl	8010c84 <__assert_func>
 801036c:	f100 0514 	add.w	r5, r0, #20
 8010370:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010374:	462b      	mov	r3, r5
 8010376:	2200      	movs	r2, #0
 8010378:	4543      	cmp	r3, r8
 801037a:	d321      	bcc.n	80103c0 <__multiply+0x98>
 801037c:	f104 0314 	add.w	r3, r4, #20
 8010380:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010384:	f109 0314 	add.w	r3, r9, #20
 8010388:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801038c:	9202      	str	r2, [sp, #8]
 801038e:	1b3a      	subs	r2, r7, r4
 8010390:	3a15      	subs	r2, #21
 8010392:	f022 0203 	bic.w	r2, r2, #3
 8010396:	3204      	adds	r2, #4
 8010398:	f104 0115 	add.w	r1, r4, #21
 801039c:	428f      	cmp	r7, r1
 801039e:	bf38      	it	cc
 80103a0:	2204      	movcc	r2, #4
 80103a2:	9201      	str	r2, [sp, #4]
 80103a4:	9a02      	ldr	r2, [sp, #8]
 80103a6:	9303      	str	r3, [sp, #12]
 80103a8:	429a      	cmp	r2, r3
 80103aa:	d80c      	bhi.n	80103c6 <__multiply+0x9e>
 80103ac:	2e00      	cmp	r6, #0
 80103ae:	dd03      	ble.n	80103b8 <__multiply+0x90>
 80103b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d05b      	beq.n	8010470 <__multiply+0x148>
 80103b8:	6106      	str	r6, [r0, #16]
 80103ba:	b005      	add	sp, #20
 80103bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103c0:	f843 2b04 	str.w	r2, [r3], #4
 80103c4:	e7d8      	b.n	8010378 <__multiply+0x50>
 80103c6:	f8b3 a000 	ldrh.w	sl, [r3]
 80103ca:	f1ba 0f00 	cmp.w	sl, #0
 80103ce:	d024      	beq.n	801041a <__multiply+0xf2>
 80103d0:	f104 0e14 	add.w	lr, r4, #20
 80103d4:	46a9      	mov	r9, r5
 80103d6:	f04f 0c00 	mov.w	ip, #0
 80103da:	f85e 2b04 	ldr.w	r2, [lr], #4
 80103de:	f8d9 1000 	ldr.w	r1, [r9]
 80103e2:	fa1f fb82 	uxth.w	fp, r2
 80103e6:	b289      	uxth	r1, r1
 80103e8:	fb0a 110b 	mla	r1, sl, fp, r1
 80103ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80103f0:	f8d9 2000 	ldr.w	r2, [r9]
 80103f4:	4461      	add	r1, ip
 80103f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80103fa:	fb0a c20b 	mla	r2, sl, fp, ip
 80103fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010402:	b289      	uxth	r1, r1
 8010404:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010408:	4577      	cmp	r7, lr
 801040a:	f849 1b04 	str.w	r1, [r9], #4
 801040e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010412:	d8e2      	bhi.n	80103da <__multiply+0xb2>
 8010414:	9a01      	ldr	r2, [sp, #4]
 8010416:	f845 c002 	str.w	ip, [r5, r2]
 801041a:	9a03      	ldr	r2, [sp, #12]
 801041c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010420:	3304      	adds	r3, #4
 8010422:	f1b9 0f00 	cmp.w	r9, #0
 8010426:	d021      	beq.n	801046c <__multiply+0x144>
 8010428:	6829      	ldr	r1, [r5, #0]
 801042a:	f104 0c14 	add.w	ip, r4, #20
 801042e:	46ae      	mov	lr, r5
 8010430:	f04f 0a00 	mov.w	sl, #0
 8010434:	f8bc b000 	ldrh.w	fp, [ip]
 8010438:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801043c:	fb09 220b 	mla	r2, r9, fp, r2
 8010440:	4452      	add	r2, sl
 8010442:	b289      	uxth	r1, r1
 8010444:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010448:	f84e 1b04 	str.w	r1, [lr], #4
 801044c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010450:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010454:	f8be 1000 	ldrh.w	r1, [lr]
 8010458:	fb09 110a 	mla	r1, r9, sl, r1
 801045c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8010460:	4567      	cmp	r7, ip
 8010462:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010466:	d8e5      	bhi.n	8010434 <__multiply+0x10c>
 8010468:	9a01      	ldr	r2, [sp, #4]
 801046a:	50a9      	str	r1, [r5, r2]
 801046c:	3504      	adds	r5, #4
 801046e:	e799      	b.n	80103a4 <__multiply+0x7c>
 8010470:	3e01      	subs	r6, #1
 8010472:	e79b      	b.n	80103ac <__multiply+0x84>
 8010474:	0801261d 	.word	0x0801261d
 8010478:	0801262e 	.word	0x0801262e

0801047c <__pow5mult>:
 801047c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010480:	4615      	mov	r5, r2
 8010482:	f012 0203 	ands.w	r2, r2, #3
 8010486:	4606      	mov	r6, r0
 8010488:	460f      	mov	r7, r1
 801048a:	d007      	beq.n	801049c <__pow5mult+0x20>
 801048c:	4c25      	ldr	r4, [pc, #148]	; (8010524 <__pow5mult+0xa8>)
 801048e:	3a01      	subs	r2, #1
 8010490:	2300      	movs	r3, #0
 8010492:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010496:	f7ff fe9d 	bl	80101d4 <__multadd>
 801049a:	4607      	mov	r7, r0
 801049c:	10ad      	asrs	r5, r5, #2
 801049e:	d03d      	beq.n	801051c <__pow5mult+0xa0>
 80104a0:	69f4      	ldr	r4, [r6, #28]
 80104a2:	b97c      	cbnz	r4, 80104c4 <__pow5mult+0x48>
 80104a4:	2010      	movs	r0, #16
 80104a6:	f7ff fd6d 	bl	800ff84 <malloc>
 80104aa:	4602      	mov	r2, r0
 80104ac:	61f0      	str	r0, [r6, #28]
 80104ae:	b928      	cbnz	r0, 80104bc <__pow5mult+0x40>
 80104b0:	4b1d      	ldr	r3, [pc, #116]	; (8010528 <__pow5mult+0xac>)
 80104b2:	481e      	ldr	r0, [pc, #120]	; (801052c <__pow5mult+0xb0>)
 80104b4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80104b8:	f000 fbe4 	bl	8010c84 <__assert_func>
 80104bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80104c0:	6004      	str	r4, [r0, #0]
 80104c2:	60c4      	str	r4, [r0, #12]
 80104c4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80104c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80104cc:	b94c      	cbnz	r4, 80104e2 <__pow5mult+0x66>
 80104ce:	f240 2171 	movw	r1, #625	; 0x271
 80104d2:	4630      	mov	r0, r6
 80104d4:	f7ff ff12 	bl	80102fc <__i2b>
 80104d8:	2300      	movs	r3, #0
 80104da:	f8c8 0008 	str.w	r0, [r8, #8]
 80104de:	4604      	mov	r4, r0
 80104e0:	6003      	str	r3, [r0, #0]
 80104e2:	f04f 0900 	mov.w	r9, #0
 80104e6:	07eb      	lsls	r3, r5, #31
 80104e8:	d50a      	bpl.n	8010500 <__pow5mult+0x84>
 80104ea:	4639      	mov	r1, r7
 80104ec:	4622      	mov	r2, r4
 80104ee:	4630      	mov	r0, r6
 80104f0:	f7ff ff1a 	bl	8010328 <__multiply>
 80104f4:	4639      	mov	r1, r7
 80104f6:	4680      	mov	r8, r0
 80104f8:	4630      	mov	r0, r6
 80104fa:	f7ff fe49 	bl	8010190 <_Bfree>
 80104fe:	4647      	mov	r7, r8
 8010500:	106d      	asrs	r5, r5, #1
 8010502:	d00b      	beq.n	801051c <__pow5mult+0xa0>
 8010504:	6820      	ldr	r0, [r4, #0]
 8010506:	b938      	cbnz	r0, 8010518 <__pow5mult+0x9c>
 8010508:	4622      	mov	r2, r4
 801050a:	4621      	mov	r1, r4
 801050c:	4630      	mov	r0, r6
 801050e:	f7ff ff0b 	bl	8010328 <__multiply>
 8010512:	6020      	str	r0, [r4, #0]
 8010514:	f8c0 9000 	str.w	r9, [r0]
 8010518:	4604      	mov	r4, r0
 801051a:	e7e4      	b.n	80104e6 <__pow5mult+0x6a>
 801051c:	4638      	mov	r0, r7
 801051e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010522:	bf00      	nop
 8010524:	08012778 	.word	0x08012778
 8010528:	080125ae 	.word	0x080125ae
 801052c:	0801262e 	.word	0x0801262e

08010530 <__lshift>:
 8010530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010534:	460c      	mov	r4, r1
 8010536:	6849      	ldr	r1, [r1, #4]
 8010538:	6923      	ldr	r3, [r4, #16]
 801053a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801053e:	68a3      	ldr	r3, [r4, #8]
 8010540:	4607      	mov	r7, r0
 8010542:	4691      	mov	r9, r2
 8010544:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010548:	f108 0601 	add.w	r6, r8, #1
 801054c:	42b3      	cmp	r3, r6
 801054e:	db0b      	blt.n	8010568 <__lshift+0x38>
 8010550:	4638      	mov	r0, r7
 8010552:	f7ff fddd 	bl	8010110 <_Balloc>
 8010556:	4605      	mov	r5, r0
 8010558:	b948      	cbnz	r0, 801056e <__lshift+0x3e>
 801055a:	4602      	mov	r2, r0
 801055c:	4b28      	ldr	r3, [pc, #160]	; (8010600 <__lshift+0xd0>)
 801055e:	4829      	ldr	r0, [pc, #164]	; (8010604 <__lshift+0xd4>)
 8010560:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010564:	f000 fb8e 	bl	8010c84 <__assert_func>
 8010568:	3101      	adds	r1, #1
 801056a:	005b      	lsls	r3, r3, #1
 801056c:	e7ee      	b.n	801054c <__lshift+0x1c>
 801056e:	2300      	movs	r3, #0
 8010570:	f100 0114 	add.w	r1, r0, #20
 8010574:	f100 0210 	add.w	r2, r0, #16
 8010578:	4618      	mov	r0, r3
 801057a:	4553      	cmp	r3, sl
 801057c:	db33      	blt.n	80105e6 <__lshift+0xb6>
 801057e:	6920      	ldr	r0, [r4, #16]
 8010580:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010584:	f104 0314 	add.w	r3, r4, #20
 8010588:	f019 091f 	ands.w	r9, r9, #31
 801058c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010590:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010594:	d02b      	beq.n	80105ee <__lshift+0xbe>
 8010596:	f1c9 0e20 	rsb	lr, r9, #32
 801059a:	468a      	mov	sl, r1
 801059c:	2200      	movs	r2, #0
 801059e:	6818      	ldr	r0, [r3, #0]
 80105a0:	fa00 f009 	lsl.w	r0, r0, r9
 80105a4:	4310      	orrs	r0, r2
 80105a6:	f84a 0b04 	str.w	r0, [sl], #4
 80105aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80105ae:	459c      	cmp	ip, r3
 80105b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80105b4:	d8f3      	bhi.n	801059e <__lshift+0x6e>
 80105b6:	ebac 0304 	sub.w	r3, ip, r4
 80105ba:	3b15      	subs	r3, #21
 80105bc:	f023 0303 	bic.w	r3, r3, #3
 80105c0:	3304      	adds	r3, #4
 80105c2:	f104 0015 	add.w	r0, r4, #21
 80105c6:	4584      	cmp	ip, r0
 80105c8:	bf38      	it	cc
 80105ca:	2304      	movcc	r3, #4
 80105cc:	50ca      	str	r2, [r1, r3]
 80105ce:	b10a      	cbz	r2, 80105d4 <__lshift+0xa4>
 80105d0:	f108 0602 	add.w	r6, r8, #2
 80105d4:	3e01      	subs	r6, #1
 80105d6:	4638      	mov	r0, r7
 80105d8:	612e      	str	r6, [r5, #16]
 80105da:	4621      	mov	r1, r4
 80105dc:	f7ff fdd8 	bl	8010190 <_Bfree>
 80105e0:	4628      	mov	r0, r5
 80105e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80105ea:	3301      	adds	r3, #1
 80105ec:	e7c5      	b.n	801057a <__lshift+0x4a>
 80105ee:	3904      	subs	r1, #4
 80105f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80105f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80105f8:	459c      	cmp	ip, r3
 80105fa:	d8f9      	bhi.n	80105f0 <__lshift+0xc0>
 80105fc:	e7ea      	b.n	80105d4 <__lshift+0xa4>
 80105fe:	bf00      	nop
 8010600:	0801261d 	.word	0x0801261d
 8010604:	0801262e 	.word	0x0801262e

08010608 <__mcmp>:
 8010608:	b530      	push	{r4, r5, lr}
 801060a:	6902      	ldr	r2, [r0, #16]
 801060c:	690c      	ldr	r4, [r1, #16]
 801060e:	1b12      	subs	r2, r2, r4
 8010610:	d10e      	bne.n	8010630 <__mcmp+0x28>
 8010612:	f100 0314 	add.w	r3, r0, #20
 8010616:	3114      	adds	r1, #20
 8010618:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801061c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010620:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010624:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010628:	42a5      	cmp	r5, r4
 801062a:	d003      	beq.n	8010634 <__mcmp+0x2c>
 801062c:	d305      	bcc.n	801063a <__mcmp+0x32>
 801062e:	2201      	movs	r2, #1
 8010630:	4610      	mov	r0, r2
 8010632:	bd30      	pop	{r4, r5, pc}
 8010634:	4283      	cmp	r3, r0
 8010636:	d3f3      	bcc.n	8010620 <__mcmp+0x18>
 8010638:	e7fa      	b.n	8010630 <__mcmp+0x28>
 801063a:	f04f 32ff 	mov.w	r2, #4294967295
 801063e:	e7f7      	b.n	8010630 <__mcmp+0x28>

08010640 <__mdiff>:
 8010640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010644:	460c      	mov	r4, r1
 8010646:	4606      	mov	r6, r0
 8010648:	4611      	mov	r1, r2
 801064a:	4620      	mov	r0, r4
 801064c:	4690      	mov	r8, r2
 801064e:	f7ff ffdb 	bl	8010608 <__mcmp>
 8010652:	1e05      	subs	r5, r0, #0
 8010654:	d110      	bne.n	8010678 <__mdiff+0x38>
 8010656:	4629      	mov	r1, r5
 8010658:	4630      	mov	r0, r6
 801065a:	f7ff fd59 	bl	8010110 <_Balloc>
 801065e:	b930      	cbnz	r0, 801066e <__mdiff+0x2e>
 8010660:	4b3a      	ldr	r3, [pc, #232]	; (801074c <__mdiff+0x10c>)
 8010662:	4602      	mov	r2, r0
 8010664:	f240 2137 	movw	r1, #567	; 0x237
 8010668:	4839      	ldr	r0, [pc, #228]	; (8010750 <__mdiff+0x110>)
 801066a:	f000 fb0b 	bl	8010c84 <__assert_func>
 801066e:	2301      	movs	r3, #1
 8010670:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010674:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010678:	bfa4      	itt	ge
 801067a:	4643      	movge	r3, r8
 801067c:	46a0      	movge	r8, r4
 801067e:	4630      	mov	r0, r6
 8010680:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010684:	bfa6      	itte	ge
 8010686:	461c      	movge	r4, r3
 8010688:	2500      	movge	r5, #0
 801068a:	2501      	movlt	r5, #1
 801068c:	f7ff fd40 	bl	8010110 <_Balloc>
 8010690:	b920      	cbnz	r0, 801069c <__mdiff+0x5c>
 8010692:	4b2e      	ldr	r3, [pc, #184]	; (801074c <__mdiff+0x10c>)
 8010694:	4602      	mov	r2, r0
 8010696:	f240 2145 	movw	r1, #581	; 0x245
 801069a:	e7e5      	b.n	8010668 <__mdiff+0x28>
 801069c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80106a0:	6926      	ldr	r6, [r4, #16]
 80106a2:	60c5      	str	r5, [r0, #12]
 80106a4:	f104 0914 	add.w	r9, r4, #20
 80106a8:	f108 0514 	add.w	r5, r8, #20
 80106ac:	f100 0e14 	add.w	lr, r0, #20
 80106b0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80106b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80106b8:	f108 0210 	add.w	r2, r8, #16
 80106bc:	46f2      	mov	sl, lr
 80106be:	2100      	movs	r1, #0
 80106c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80106c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80106c8:	fa11 f88b 	uxtah	r8, r1, fp
 80106cc:	b299      	uxth	r1, r3
 80106ce:	0c1b      	lsrs	r3, r3, #16
 80106d0:	eba8 0801 	sub.w	r8, r8, r1
 80106d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80106d8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80106dc:	fa1f f888 	uxth.w	r8, r8
 80106e0:	1419      	asrs	r1, r3, #16
 80106e2:	454e      	cmp	r6, r9
 80106e4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80106e8:	f84a 3b04 	str.w	r3, [sl], #4
 80106ec:	d8e8      	bhi.n	80106c0 <__mdiff+0x80>
 80106ee:	1b33      	subs	r3, r6, r4
 80106f0:	3b15      	subs	r3, #21
 80106f2:	f023 0303 	bic.w	r3, r3, #3
 80106f6:	3304      	adds	r3, #4
 80106f8:	3415      	adds	r4, #21
 80106fa:	42a6      	cmp	r6, r4
 80106fc:	bf38      	it	cc
 80106fe:	2304      	movcc	r3, #4
 8010700:	441d      	add	r5, r3
 8010702:	4473      	add	r3, lr
 8010704:	469e      	mov	lr, r3
 8010706:	462e      	mov	r6, r5
 8010708:	4566      	cmp	r6, ip
 801070a:	d30e      	bcc.n	801072a <__mdiff+0xea>
 801070c:	f10c 0203 	add.w	r2, ip, #3
 8010710:	1b52      	subs	r2, r2, r5
 8010712:	f022 0203 	bic.w	r2, r2, #3
 8010716:	3d03      	subs	r5, #3
 8010718:	45ac      	cmp	ip, r5
 801071a:	bf38      	it	cc
 801071c:	2200      	movcc	r2, #0
 801071e:	4413      	add	r3, r2
 8010720:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010724:	b17a      	cbz	r2, 8010746 <__mdiff+0x106>
 8010726:	6107      	str	r7, [r0, #16]
 8010728:	e7a4      	b.n	8010674 <__mdiff+0x34>
 801072a:	f856 8b04 	ldr.w	r8, [r6], #4
 801072e:	fa11 f288 	uxtah	r2, r1, r8
 8010732:	1414      	asrs	r4, r2, #16
 8010734:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010738:	b292      	uxth	r2, r2
 801073a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801073e:	f84e 2b04 	str.w	r2, [lr], #4
 8010742:	1421      	asrs	r1, r4, #16
 8010744:	e7e0      	b.n	8010708 <__mdiff+0xc8>
 8010746:	3f01      	subs	r7, #1
 8010748:	e7ea      	b.n	8010720 <__mdiff+0xe0>
 801074a:	bf00      	nop
 801074c:	0801261d 	.word	0x0801261d
 8010750:	0801262e 	.word	0x0801262e

08010754 <__d2b>:
 8010754:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010758:	460f      	mov	r7, r1
 801075a:	2101      	movs	r1, #1
 801075c:	ec59 8b10 	vmov	r8, r9, d0
 8010760:	4616      	mov	r6, r2
 8010762:	f7ff fcd5 	bl	8010110 <_Balloc>
 8010766:	4604      	mov	r4, r0
 8010768:	b930      	cbnz	r0, 8010778 <__d2b+0x24>
 801076a:	4602      	mov	r2, r0
 801076c:	4b24      	ldr	r3, [pc, #144]	; (8010800 <__d2b+0xac>)
 801076e:	4825      	ldr	r0, [pc, #148]	; (8010804 <__d2b+0xb0>)
 8010770:	f240 310f 	movw	r1, #783	; 0x30f
 8010774:	f000 fa86 	bl	8010c84 <__assert_func>
 8010778:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801077c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010780:	bb2d      	cbnz	r5, 80107ce <__d2b+0x7a>
 8010782:	9301      	str	r3, [sp, #4]
 8010784:	f1b8 0300 	subs.w	r3, r8, #0
 8010788:	d026      	beq.n	80107d8 <__d2b+0x84>
 801078a:	4668      	mov	r0, sp
 801078c:	9300      	str	r3, [sp, #0]
 801078e:	f7ff fd87 	bl	80102a0 <__lo0bits>
 8010792:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010796:	b1e8      	cbz	r0, 80107d4 <__d2b+0x80>
 8010798:	f1c0 0320 	rsb	r3, r0, #32
 801079c:	fa02 f303 	lsl.w	r3, r2, r3
 80107a0:	430b      	orrs	r3, r1
 80107a2:	40c2      	lsrs	r2, r0
 80107a4:	6163      	str	r3, [r4, #20]
 80107a6:	9201      	str	r2, [sp, #4]
 80107a8:	9b01      	ldr	r3, [sp, #4]
 80107aa:	61a3      	str	r3, [r4, #24]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	bf14      	ite	ne
 80107b0:	2202      	movne	r2, #2
 80107b2:	2201      	moveq	r2, #1
 80107b4:	6122      	str	r2, [r4, #16]
 80107b6:	b1bd      	cbz	r5, 80107e8 <__d2b+0x94>
 80107b8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80107bc:	4405      	add	r5, r0
 80107be:	603d      	str	r5, [r7, #0]
 80107c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80107c4:	6030      	str	r0, [r6, #0]
 80107c6:	4620      	mov	r0, r4
 80107c8:	b003      	add	sp, #12
 80107ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80107ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80107d2:	e7d6      	b.n	8010782 <__d2b+0x2e>
 80107d4:	6161      	str	r1, [r4, #20]
 80107d6:	e7e7      	b.n	80107a8 <__d2b+0x54>
 80107d8:	a801      	add	r0, sp, #4
 80107da:	f7ff fd61 	bl	80102a0 <__lo0bits>
 80107de:	9b01      	ldr	r3, [sp, #4]
 80107e0:	6163      	str	r3, [r4, #20]
 80107e2:	3020      	adds	r0, #32
 80107e4:	2201      	movs	r2, #1
 80107e6:	e7e5      	b.n	80107b4 <__d2b+0x60>
 80107e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80107ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80107f0:	6038      	str	r0, [r7, #0]
 80107f2:	6918      	ldr	r0, [r3, #16]
 80107f4:	f7ff fd34 	bl	8010260 <__hi0bits>
 80107f8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80107fc:	e7e2      	b.n	80107c4 <__d2b+0x70>
 80107fe:	bf00      	nop
 8010800:	0801261d 	.word	0x0801261d
 8010804:	0801262e 	.word	0x0801262e

08010808 <__ascii_wctomb>:
 8010808:	b149      	cbz	r1, 801081e <__ascii_wctomb+0x16>
 801080a:	2aff      	cmp	r2, #255	; 0xff
 801080c:	bf85      	ittet	hi
 801080e:	238a      	movhi	r3, #138	; 0x8a
 8010810:	6003      	strhi	r3, [r0, #0]
 8010812:	700a      	strbls	r2, [r1, #0]
 8010814:	f04f 30ff 	movhi.w	r0, #4294967295
 8010818:	bf98      	it	ls
 801081a:	2001      	movls	r0, #1
 801081c:	4770      	bx	lr
 801081e:	4608      	mov	r0, r1
 8010820:	4770      	bx	lr

08010822 <__ssputs_r>:
 8010822:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010826:	688e      	ldr	r6, [r1, #8]
 8010828:	461f      	mov	r7, r3
 801082a:	42be      	cmp	r6, r7
 801082c:	680b      	ldr	r3, [r1, #0]
 801082e:	4682      	mov	sl, r0
 8010830:	460c      	mov	r4, r1
 8010832:	4690      	mov	r8, r2
 8010834:	d82c      	bhi.n	8010890 <__ssputs_r+0x6e>
 8010836:	898a      	ldrh	r2, [r1, #12]
 8010838:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801083c:	d026      	beq.n	801088c <__ssputs_r+0x6a>
 801083e:	6965      	ldr	r5, [r4, #20]
 8010840:	6909      	ldr	r1, [r1, #16]
 8010842:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010846:	eba3 0901 	sub.w	r9, r3, r1
 801084a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801084e:	1c7b      	adds	r3, r7, #1
 8010850:	444b      	add	r3, r9
 8010852:	106d      	asrs	r5, r5, #1
 8010854:	429d      	cmp	r5, r3
 8010856:	bf38      	it	cc
 8010858:	461d      	movcc	r5, r3
 801085a:	0553      	lsls	r3, r2, #21
 801085c:	d527      	bpl.n	80108ae <__ssputs_r+0x8c>
 801085e:	4629      	mov	r1, r5
 8010860:	f7ff fbb8 	bl	800ffd4 <_malloc_r>
 8010864:	4606      	mov	r6, r0
 8010866:	b360      	cbz	r0, 80108c2 <__ssputs_r+0xa0>
 8010868:	6921      	ldr	r1, [r4, #16]
 801086a:	464a      	mov	r2, r9
 801086c:	f7fe fcb3 	bl	800f1d6 <memcpy>
 8010870:	89a3      	ldrh	r3, [r4, #12]
 8010872:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801087a:	81a3      	strh	r3, [r4, #12]
 801087c:	6126      	str	r6, [r4, #16]
 801087e:	6165      	str	r5, [r4, #20]
 8010880:	444e      	add	r6, r9
 8010882:	eba5 0509 	sub.w	r5, r5, r9
 8010886:	6026      	str	r6, [r4, #0]
 8010888:	60a5      	str	r5, [r4, #8]
 801088a:	463e      	mov	r6, r7
 801088c:	42be      	cmp	r6, r7
 801088e:	d900      	bls.n	8010892 <__ssputs_r+0x70>
 8010890:	463e      	mov	r6, r7
 8010892:	6820      	ldr	r0, [r4, #0]
 8010894:	4632      	mov	r2, r6
 8010896:	4641      	mov	r1, r8
 8010898:	f000 f9ca 	bl	8010c30 <memmove>
 801089c:	68a3      	ldr	r3, [r4, #8]
 801089e:	1b9b      	subs	r3, r3, r6
 80108a0:	60a3      	str	r3, [r4, #8]
 80108a2:	6823      	ldr	r3, [r4, #0]
 80108a4:	4433      	add	r3, r6
 80108a6:	6023      	str	r3, [r4, #0]
 80108a8:	2000      	movs	r0, #0
 80108aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108ae:	462a      	mov	r2, r5
 80108b0:	f000 fa1c 	bl	8010cec <_realloc_r>
 80108b4:	4606      	mov	r6, r0
 80108b6:	2800      	cmp	r0, #0
 80108b8:	d1e0      	bne.n	801087c <__ssputs_r+0x5a>
 80108ba:	6921      	ldr	r1, [r4, #16]
 80108bc:	4650      	mov	r0, sl
 80108be:	f7ff fb15 	bl	800feec <_free_r>
 80108c2:	230c      	movs	r3, #12
 80108c4:	f8ca 3000 	str.w	r3, [sl]
 80108c8:	89a3      	ldrh	r3, [r4, #12]
 80108ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80108ce:	81a3      	strh	r3, [r4, #12]
 80108d0:	f04f 30ff 	mov.w	r0, #4294967295
 80108d4:	e7e9      	b.n	80108aa <__ssputs_r+0x88>
	...

080108d8 <_svfiprintf_r>:
 80108d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108dc:	4698      	mov	r8, r3
 80108de:	898b      	ldrh	r3, [r1, #12]
 80108e0:	061b      	lsls	r3, r3, #24
 80108e2:	b09d      	sub	sp, #116	; 0x74
 80108e4:	4607      	mov	r7, r0
 80108e6:	460d      	mov	r5, r1
 80108e8:	4614      	mov	r4, r2
 80108ea:	d50e      	bpl.n	801090a <_svfiprintf_r+0x32>
 80108ec:	690b      	ldr	r3, [r1, #16]
 80108ee:	b963      	cbnz	r3, 801090a <_svfiprintf_r+0x32>
 80108f0:	2140      	movs	r1, #64	; 0x40
 80108f2:	f7ff fb6f 	bl	800ffd4 <_malloc_r>
 80108f6:	6028      	str	r0, [r5, #0]
 80108f8:	6128      	str	r0, [r5, #16]
 80108fa:	b920      	cbnz	r0, 8010906 <_svfiprintf_r+0x2e>
 80108fc:	230c      	movs	r3, #12
 80108fe:	603b      	str	r3, [r7, #0]
 8010900:	f04f 30ff 	mov.w	r0, #4294967295
 8010904:	e0d0      	b.n	8010aa8 <_svfiprintf_r+0x1d0>
 8010906:	2340      	movs	r3, #64	; 0x40
 8010908:	616b      	str	r3, [r5, #20]
 801090a:	2300      	movs	r3, #0
 801090c:	9309      	str	r3, [sp, #36]	; 0x24
 801090e:	2320      	movs	r3, #32
 8010910:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010914:	f8cd 800c 	str.w	r8, [sp, #12]
 8010918:	2330      	movs	r3, #48	; 0x30
 801091a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010ac0 <_svfiprintf_r+0x1e8>
 801091e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010922:	f04f 0901 	mov.w	r9, #1
 8010926:	4623      	mov	r3, r4
 8010928:	469a      	mov	sl, r3
 801092a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801092e:	b10a      	cbz	r2, 8010934 <_svfiprintf_r+0x5c>
 8010930:	2a25      	cmp	r2, #37	; 0x25
 8010932:	d1f9      	bne.n	8010928 <_svfiprintf_r+0x50>
 8010934:	ebba 0b04 	subs.w	fp, sl, r4
 8010938:	d00b      	beq.n	8010952 <_svfiprintf_r+0x7a>
 801093a:	465b      	mov	r3, fp
 801093c:	4622      	mov	r2, r4
 801093e:	4629      	mov	r1, r5
 8010940:	4638      	mov	r0, r7
 8010942:	f7ff ff6e 	bl	8010822 <__ssputs_r>
 8010946:	3001      	adds	r0, #1
 8010948:	f000 80a9 	beq.w	8010a9e <_svfiprintf_r+0x1c6>
 801094c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801094e:	445a      	add	r2, fp
 8010950:	9209      	str	r2, [sp, #36]	; 0x24
 8010952:	f89a 3000 	ldrb.w	r3, [sl]
 8010956:	2b00      	cmp	r3, #0
 8010958:	f000 80a1 	beq.w	8010a9e <_svfiprintf_r+0x1c6>
 801095c:	2300      	movs	r3, #0
 801095e:	f04f 32ff 	mov.w	r2, #4294967295
 8010962:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010966:	f10a 0a01 	add.w	sl, sl, #1
 801096a:	9304      	str	r3, [sp, #16]
 801096c:	9307      	str	r3, [sp, #28]
 801096e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010972:	931a      	str	r3, [sp, #104]	; 0x68
 8010974:	4654      	mov	r4, sl
 8010976:	2205      	movs	r2, #5
 8010978:	f814 1b01 	ldrb.w	r1, [r4], #1
 801097c:	4850      	ldr	r0, [pc, #320]	; (8010ac0 <_svfiprintf_r+0x1e8>)
 801097e:	f7ef fc97 	bl	80002b0 <memchr>
 8010982:	9a04      	ldr	r2, [sp, #16]
 8010984:	b9d8      	cbnz	r0, 80109be <_svfiprintf_r+0xe6>
 8010986:	06d0      	lsls	r0, r2, #27
 8010988:	bf44      	itt	mi
 801098a:	2320      	movmi	r3, #32
 801098c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010990:	0711      	lsls	r1, r2, #28
 8010992:	bf44      	itt	mi
 8010994:	232b      	movmi	r3, #43	; 0x2b
 8010996:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801099a:	f89a 3000 	ldrb.w	r3, [sl]
 801099e:	2b2a      	cmp	r3, #42	; 0x2a
 80109a0:	d015      	beq.n	80109ce <_svfiprintf_r+0xf6>
 80109a2:	9a07      	ldr	r2, [sp, #28]
 80109a4:	4654      	mov	r4, sl
 80109a6:	2000      	movs	r0, #0
 80109a8:	f04f 0c0a 	mov.w	ip, #10
 80109ac:	4621      	mov	r1, r4
 80109ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109b2:	3b30      	subs	r3, #48	; 0x30
 80109b4:	2b09      	cmp	r3, #9
 80109b6:	d94d      	bls.n	8010a54 <_svfiprintf_r+0x17c>
 80109b8:	b1b0      	cbz	r0, 80109e8 <_svfiprintf_r+0x110>
 80109ba:	9207      	str	r2, [sp, #28]
 80109bc:	e014      	b.n	80109e8 <_svfiprintf_r+0x110>
 80109be:	eba0 0308 	sub.w	r3, r0, r8
 80109c2:	fa09 f303 	lsl.w	r3, r9, r3
 80109c6:	4313      	orrs	r3, r2
 80109c8:	9304      	str	r3, [sp, #16]
 80109ca:	46a2      	mov	sl, r4
 80109cc:	e7d2      	b.n	8010974 <_svfiprintf_r+0x9c>
 80109ce:	9b03      	ldr	r3, [sp, #12]
 80109d0:	1d19      	adds	r1, r3, #4
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	9103      	str	r1, [sp, #12]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	bfbb      	ittet	lt
 80109da:	425b      	neglt	r3, r3
 80109dc:	f042 0202 	orrlt.w	r2, r2, #2
 80109e0:	9307      	strge	r3, [sp, #28]
 80109e2:	9307      	strlt	r3, [sp, #28]
 80109e4:	bfb8      	it	lt
 80109e6:	9204      	strlt	r2, [sp, #16]
 80109e8:	7823      	ldrb	r3, [r4, #0]
 80109ea:	2b2e      	cmp	r3, #46	; 0x2e
 80109ec:	d10c      	bne.n	8010a08 <_svfiprintf_r+0x130>
 80109ee:	7863      	ldrb	r3, [r4, #1]
 80109f0:	2b2a      	cmp	r3, #42	; 0x2a
 80109f2:	d134      	bne.n	8010a5e <_svfiprintf_r+0x186>
 80109f4:	9b03      	ldr	r3, [sp, #12]
 80109f6:	1d1a      	adds	r2, r3, #4
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	9203      	str	r2, [sp, #12]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	bfb8      	it	lt
 8010a00:	f04f 33ff 	movlt.w	r3, #4294967295
 8010a04:	3402      	adds	r4, #2
 8010a06:	9305      	str	r3, [sp, #20]
 8010a08:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8010ad0 <_svfiprintf_r+0x1f8>
 8010a0c:	7821      	ldrb	r1, [r4, #0]
 8010a0e:	2203      	movs	r2, #3
 8010a10:	4650      	mov	r0, sl
 8010a12:	f7ef fc4d 	bl	80002b0 <memchr>
 8010a16:	b138      	cbz	r0, 8010a28 <_svfiprintf_r+0x150>
 8010a18:	9b04      	ldr	r3, [sp, #16]
 8010a1a:	eba0 000a 	sub.w	r0, r0, sl
 8010a1e:	2240      	movs	r2, #64	; 0x40
 8010a20:	4082      	lsls	r2, r0
 8010a22:	4313      	orrs	r3, r2
 8010a24:	3401      	adds	r4, #1
 8010a26:	9304      	str	r3, [sp, #16]
 8010a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a2c:	4825      	ldr	r0, [pc, #148]	; (8010ac4 <_svfiprintf_r+0x1ec>)
 8010a2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a32:	2206      	movs	r2, #6
 8010a34:	f7ef fc3c 	bl	80002b0 <memchr>
 8010a38:	2800      	cmp	r0, #0
 8010a3a:	d038      	beq.n	8010aae <_svfiprintf_r+0x1d6>
 8010a3c:	4b22      	ldr	r3, [pc, #136]	; (8010ac8 <_svfiprintf_r+0x1f0>)
 8010a3e:	bb1b      	cbnz	r3, 8010a88 <_svfiprintf_r+0x1b0>
 8010a40:	9b03      	ldr	r3, [sp, #12]
 8010a42:	3307      	adds	r3, #7
 8010a44:	f023 0307 	bic.w	r3, r3, #7
 8010a48:	3308      	adds	r3, #8
 8010a4a:	9303      	str	r3, [sp, #12]
 8010a4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a4e:	4433      	add	r3, r6
 8010a50:	9309      	str	r3, [sp, #36]	; 0x24
 8010a52:	e768      	b.n	8010926 <_svfiprintf_r+0x4e>
 8010a54:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a58:	460c      	mov	r4, r1
 8010a5a:	2001      	movs	r0, #1
 8010a5c:	e7a6      	b.n	80109ac <_svfiprintf_r+0xd4>
 8010a5e:	2300      	movs	r3, #0
 8010a60:	3401      	adds	r4, #1
 8010a62:	9305      	str	r3, [sp, #20]
 8010a64:	4619      	mov	r1, r3
 8010a66:	f04f 0c0a 	mov.w	ip, #10
 8010a6a:	4620      	mov	r0, r4
 8010a6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a70:	3a30      	subs	r2, #48	; 0x30
 8010a72:	2a09      	cmp	r2, #9
 8010a74:	d903      	bls.n	8010a7e <_svfiprintf_r+0x1a6>
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d0c6      	beq.n	8010a08 <_svfiprintf_r+0x130>
 8010a7a:	9105      	str	r1, [sp, #20]
 8010a7c:	e7c4      	b.n	8010a08 <_svfiprintf_r+0x130>
 8010a7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a82:	4604      	mov	r4, r0
 8010a84:	2301      	movs	r3, #1
 8010a86:	e7f0      	b.n	8010a6a <_svfiprintf_r+0x192>
 8010a88:	ab03      	add	r3, sp, #12
 8010a8a:	9300      	str	r3, [sp, #0]
 8010a8c:	462a      	mov	r2, r5
 8010a8e:	4b0f      	ldr	r3, [pc, #60]	; (8010acc <_svfiprintf_r+0x1f4>)
 8010a90:	a904      	add	r1, sp, #16
 8010a92:	4638      	mov	r0, r7
 8010a94:	f7fd fe22 	bl	800e6dc <_printf_float>
 8010a98:	1c42      	adds	r2, r0, #1
 8010a9a:	4606      	mov	r6, r0
 8010a9c:	d1d6      	bne.n	8010a4c <_svfiprintf_r+0x174>
 8010a9e:	89ab      	ldrh	r3, [r5, #12]
 8010aa0:	065b      	lsls	r3, r3, #25
 8010aa2:	f53f af2d 	bmi.w	8010900 <_svfiprintf_r+0x28>
 8010aa6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010aa8:	b01d      	add	sp, #116	; 0x74
 8010aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aae:	ab03      	add	r3, sp, #12
 8010ab0:	9300      	str	r3, [sp, #0]
 8010ab2:	462a      	mov	r2, r5
 8010ab4:	4b05      	ldr	r3, [pc, #20]	; (8010acc <_svfiprintf_r+0x1f4>)
 8010ab6:	a904      	add	r1, sp, #16
 8010ab8:	4638      	mov	r0, r7
 8010aba:	f7fe f8b3 	bl	800ec24 <_printf_i>
 8010abe:	e7eb      	b.n	8010a98 <_svfiprintf_r+0x1c0>
 8010ac0:	08012784 	.word	0x08012784
 8010ac4:	0801278e 	.word	0x0801278e
 8010ac8:	0800e6dd 	.word	0x0800e6dd
 8010acc:	08010823 	.word	0x08010823
 8010ad0:	0801278a 	.word	0x0801278a

08010ad4 <__sflush_r>:
 8010ad4:	898a      	ldrh	r2, [r1, #12]
 8010ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ada:	4605      	mov	r5, r0
 8010adc:	0710      	lsls	r0, r2, #28
 8010ade:	460c      	mov	r4, r1
 8010ae0:	d458      	bmi.n	8010b94 <__sflush_r+0xc0>
 8010ae2:	684b      	ldr	r3, [r1, #4]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	dc05      	bgt.n	8010af4 <__sflush_r+0x20>
 8010ae8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	dc02      	bgt.n	8010af4 <__sflush_r+0x20>
 8010aee:	2000      	movs	r0, #0
 8010af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010af4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010af6:	2e00      	cmp	r6, #0
 8010af8:	d0f9      	beq.n	8010aee <__sflush_r+0x1a>
 8010afa:	2300      	movs	r3, #0
 8010afc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010b00:	682f      	ldr	r7, [r5, #0]
 8010b02:	6a21      	ldr	r1, [r4, #32]
 8010b04:	602b      	str	r3, [r5, #0]
 8010b06:	d032      	beq.n	8010b6e <__sflush_r+0x9a>
 8010b08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010b0a:	89a3      	ldrh	r3, [r4, #12]
 8010b0c:	075a      	lsls	r2, r3, #29
 8010b0e:	d505      	bpl.n	8010b1c <__sflush_r+0x48>
 8010b10:	6863      	ldr	r3, [r4, #4]
 8010b12:	1ac0      	subs	r0, r0, r3
 8010b14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010b16:	b10b      	cbz	r3, 8010b1c <__sflush_r+0x48>
 8010b18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010b1a:	1ac0      	subs	r0, r0, r3
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	4602      	mov	r2, r0
 8010b20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010b22:	6a21      	ldr	r1, [r4, #32]
 8010b24:	4628      	mov	r0, r5
 8010b26:	47b0      	blx	r6
 8010b28:	1c43      	adds	r3, r0, #1
 8010b2a:	89a3      	ldrh	r3, [r4, #12]
 8010b2c:	d106      	bne.n	8010b3c <__sflush_r+0x68>
 8010b2e:	6829      	ldr	r1, [r5, #0]
 8010b30:	291d      	cmp	r1, #29
 8010b32:	d82b      	bhi.n	8010b8c <__sflush_r+0xb8>
 8010b34:	4a29      	ldr	r2, [pc, #164]	; (8010bdc <__sflush_r+0x108>)
 8010b36:	410a      	asrs	r2, r1
 8010b38:	07d6      	lsls	r6, r2, #31
 8010b3a:	d427      	bmi.n	8010b8c <__sflush_r+0xb8>
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	6062      	str	r2, [r4, #4]
 8010b40:	04d9      	lsls	r1, r3, #19
 8010b42:	6922      	ldr	r2, [r4, #16]
 8010b44:	6022      	str	r2, [r4, #0]
 8010b46:	d504      	bpl.n	8010b52 <__sflush_r+0x7e>
 8010b48:	1c42      	adds	r2, r0, #1
 8010b4a:	d101      	bne.n	8010b50 <__sflush_r+0x7c>
 8010b4c:	682b      	ldr	r3, [r5, #0]
 8010b4e:	b903      	cbnz	r3, 8010b52 <__sflush_r+0x7e>
 8010b50:	6560      	str	r0, [r4, #84]	; 0x54
 8010b52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010b54:	602f      	str	r7, [r5, #0]
 8010b56:	2900      	cmp	r1, #0
 8010b58:	d0c9      	beq.n	8010aee <__sflush_r+0x1a>
 8010b5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010b5e:	4299      	cmp	r1, r3
 8010b60:	d002      	beq.n	8010b68 <__sflush_r+0x94>
 8010b62:	4628      	mov	r0, r5
 8010b64:	f7ff f9c2 	bl	800feec <_free_r>
 8010b68:	2000      	movs	r0, #0
 8010b6a:	6360      	str	r0, [r4, #52]	; 0x34
 8010b6c:	e7c0      	b.n	8010af0 <__sflush_r+0x1c>
 8010b6e:	2301      	movs	r3, #1
 8010b70:	4628      	mov	r0, r5
 8010b72:	47b0      	blx	r6
 8010b74:	1c41      	adds	r1, r0, #1
 8010b76:	d1c8      	bne.n	8010b0a <__sflush_r+0x36>
 8010b78:	682b      	ldr	r3, [r5, #0]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d0c5      	beq.n	8010b0a <__sflush_r+0x36>
 8010b7e:	2b1d      	cmp	r3, #29
 8010b80:	d001      	beq.n	8010b86 <__sflush_r+0xb2>
 8010b82:	2b16      	cmp	r3, #22
 8010b84:	d101      	bne.n	8010b8a <__sflush_r+0xb6>
 8010b86:	602f      	str	r7, [r5, #0]
 8010b88:	e7b1      	b.n	8010aee <__sflush_r+0x1a>
 8010b8a:	89a3      	ldrh	r3, [r4, #12]
 8010b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b90:	81a3      	strh	r3, [r4, #12]
 8010b92:	e7ad      	b.n	8010af0 <__sflush_r+0x1c>
 8010b94:	690f      	ldr	r7, [r1, #16]
 8010b96:	2f00      	cmp	r7, #0
 8010b98:	d0a9      	beq.n	8010aee <__sflush_r+0x1a>
 8010b9a:	0793      	lsls	r3, r2, #30
 8010b9c:	680e      	ldr	r6, [r1, #0]
 8010b9e:	bf08      	it	eq
 8010ba0:	694b      	ldreq	r3, [r1, #20]
 8010ba2:	600f      	str	r7, [r1, #0]
 8010ba4:	bf18      	it	ne
 8010ba6:	2300      	movne	r3, #0
 8010ba8:	eba6 0807 	sub.w	r8, r6, r7
 8010bac:	608b      	str	r3, [r1, #8]
 8010bae:	f1b8 0f00 	cmp.w	r8, #0
 8010bb2:	dd9c      	ble.n	8010aee <__sflush_r+0x1a>
 8010bb4:	6a21      	ldr	r1, [r4, #32]
 8010bb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010bb8:	4643      	mov	r3, r8
 8010bba:	463a      	mov	r2, r7
 8010bbc:	4628      	mov	r0, r5
 8010bbe:	47b0      	blx	r6
 8010bc0:	2800      	cmp	r0, #0
 8010bc2:	dc06      	bgt.n	8010bd2 <__sflush_r+0xfe>
 8010bc4:	89a3      	ldrh	r3, [r4, #12]
 8010bc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010bca:	81a3      	strh	r3, [r4, #12]
 8010bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8010bd0:	e78e      	b.n	8010af0 <__sflush_r+0x1c>
 8010bd2:	4407      	add	r7, r0
 8010bd4:	eba8 0800 	sub.w	r8, r8, r0
 8010bd8:	e7e9      	b.n	8010bae <__sflush_r+0xda>
 8010bda:	bf00      	nop
 8010bdc:	dfbffffe 	.word	0xdfbffffe

08010be0 <_fflush_r>:
 8010be0:	b538      	push	{r3, r4, r5, lr}
 8010be2:	690b      	ldr	r3, [r1, #16]
 8010be4:	4605      	mov	r5, r0
 8010be6:	460c      	mov	r4, r1
 8010be8:	b913      	cbnz	r3, 8010bf0 <_fflush_r+0x10>
 8010bea:	2500      	movs	r5, #0
 8010bec:	4628      	mov	r0, r5
 8010bee:	bd38      	pop	{r3, r4, r5, pc}
 8010bf0:	b118      	cbz	r0, 8010bfa <_fflush_r+0x1a>
 8010bf2:	6a03      	ldr	r3, [r0, #32]
 8010bf4:	b90b      	cbnz	r3, 8010bfa <_fflush_r+0x1a>
 8010bf6:	f7fe f9c3 	bl	800ef80 <__sinit>
 8010bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d0f3      	beq.n	8010bea <_fflush_r+0xa>
 8010c02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010c04:	07d0      	lsls	r0, r2, #31
 8010c06:	d404      	bmi.n	8010c12 <_fflush_r+0x32>
 8010c08:	0599      	lsls	r1, r3, #22
 8010c0a:	d402      	bmi.n	8010c12 <_fflush_r+0x32>
 8010c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c0e:	f7fe fae0 	bl	800f1d2 <__retarget_lock_acquire_recursive>
 8010c12:	4628      	mov	r0, r5
 8010c14:	4621      	mov	r1, r4
 8010c16:	f7ff ff5d 	bl	8010ad4 <__sflush_r>
 8010c1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c1c:	07da      	lsls	r2, r3, #31
 8010c1e:	4605      	mov	r5, r0
 8010c20:	d4e4      	bmi.n	8010bec <_fflush_r+0xc>
 8010c22:	89a3      	ldrh	r3, [r4, #12]
 8010c24:	059b      	lsls	r3, r3, #22
 8010c26:	d4e1      	bmi.n	8010bec <_fflush_r+0xc>
 8010c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c2a:	f7fe fad3 	bl	800f1d4 <__retarget_lock_release_recursive>
 8010c2e:	e7dd      	b.n	8010bec <_fflush_r+0xc>

08010c30 <memmove>:
 8010c30:	4288      	cmp	r0, r1
 8010c32:	b510      	push	{r4, lr}
 8010c34:	eb01 0402 	add.w	r4, r1, r2
 8010c38:	d902      	bls.n	8010c40 <memmove+0x10>
 8010c3a:	4284      	cmp	r4, r0
 8010c3c:	4623      	mov	r3, r4
 8010c3e:	d807      	bhi.n	8010c50 <memmove+0x20>
 8010c40:	1e43      	subs	r3, r0, #1
 8010c42:	42a1      	cmp	r1, r4
 8010c44:	d008      	beq.n	8010c58 <memmove+0x28>
 8010c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c4e:	e7f8      	b.n	8010c42 <memmove+0x12>
 8010c50:	4402      	add	r2, r0
 8010c52:	4601      	mov	r1, r0
 8010c54:	428a      	cmp	r2, r1
 8010c56:	d100      	bne.n	8010c5a <memmove+0x2a>
 8010c58:	bd10      	pop	{r4, pc}
 8010c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c62:	e7f7      	b.n	8010c54 <memmove+0x24>

08010c64 <_sbrk_r>:
 8010c64:	b538      	push	{r3, r4, r5, lr}
 8010c66:	4d06      	ldr	r5, [pc, #24]	; (8010c80 <_sbrk_r+0x1c>)
 8010c68:	2300      	movs	r3, #0
 8010c6a:	4604      	mov	r4, r0
 8010c6c:	4608      	mov	r0, r1
 8010c6e:	602b      	str	r3, [r5, #0]
 8010c70:	f001 fab0 	bl	80121d4 <_sbrk>
 8010c74:	1c43      	adds	r3, r0, #1
 8010c76:	d102      	bne.n	8010c7e <_sbrk_r+0x1a>
 8010c78:	682b      	ldr	r3, [r5, #0]
 8010c7a:	b103      	cbz	r3, 8010c7e <_sbrk_r+0x1a>
 8010c7c:	6023      	str	r3, [r4, #0]
 8010c7e:	bd38      	pop	{r3, r4, r5, pc}
 8010c80:	2001a248 	.word	0x2001a248

08010c84 <__assert_func>:
 8010c84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c86:	4614      	mov	r4, r2
 8010c88:	461a      	mov	r2, r3
 8010c8a:	4b09      	ldr	r3, [pc, #36]	; (8010cb0 <__assert_func+0x2c>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	4605      	mov	r5, r0
 8010c90:	68d8      	ldr	r0, [r3, #12]
 8010c92:	b14c      	cbz	r4, 8010ca8 <__assert_func+0x24>
 8010c94:	4b07      	ldr	r3, [pc, #28]	; (8010cb4 <__assert_func+0x30>)
 8010c96:	9100      	str	r1, [sp, #0]
 8010c98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010c9c:	4906      	ldr	r1, [pc, #24]	; (8010cb8 <__assert_func+0x34>)
 8010c9e:	462b      	mov	r3, r5
 8010ca0:	f000 f854 	bl	8010d4c <fiprintf>
 8010ca4:	f000 f864 	bl	8010d70 <abort>
 8010ca8:	4b04      	ldr	r3, [pc, #16]	; (8010cbc <__assert_func+0x38>)
 8010caa:	461c      	mov	r4, r3
 8010cac:	e7f3      	b.n	8010c96 <__assert_func+0x12>
 8010cae:	bf00      	nop
 8010cb0:	200001e0 	.word	0x200001e0
 8010cb4:	08012795 	.word	0x08012795
 8010cb8:	080127a2 	.word	0x080127a2
 8010cbc:	080127d0 	.word	0x080127d0

08010cc0 <_calloc_r>:
 8010cc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010cc2:	fba1 2402 	umull	r2, r4, r1, r2
 8010cc6:	b94c      	cbnz	r4, 8010cdc <_calloc_r+0x1c>
 8010cc8:	4611      	mov	r1, r2
 8010cca:	9201      	str	r2, [sp, #4]
 8010ccc:	f7ff f982 	bl	800ffd4 <_malloc_r>
 8010cd0:	9a01      	ldr	r2, [sp, #4]
 8010cd2:	4605      	mov	r5, r0
 8010cd4:	b930      	cbnz	r0, 8010ce4 <_calloc_r+0x24>
 8010cd6:	4628      	mov	r0, r5
 8010cd8:	b003      	add	sp, #12
 8010cda:	bd30      	pop	{r4, r5, pc}
 8010cdc:	220c      	movs	r2, #12
 8010cde:	6002      	str	r2, [r0, #0]
 8010ce0:	2500      	movs	r5, #0
 8010ce2:	e7f8      	b.n	8010cd6 <_calloc_r+0x16>
 8010ce4:	4621      	mov	r1, r4
 8010ce6:	f7fe fa08 	bl	800f0fa <memset>
 8010cea:	e7f4      	b.n	8010cd6 <_calloc_r+0x16>

08010cec <_realloc_r>:
 8010cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cf0:	4680      	mov	r8, r0
 8010cf2:	4614      	mov	r4, r2
 8010cf4:	460e      	mov	r6, r1
 8010cf6:	b921      	cbnz	r1, 8010d02 <_realloc_r+0x16>
 8010cf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010cfc:	4611      	mov	r1, r2
 8010cfe:	f7ff b969 	b.w	800ffd4 <_malloc_r>
 8010d02:	b92a      	cbnz	r2, 8010d10 <_realloc_r+0x24>
 8010d04:	f7ff f8f2 	bl	800feec <_free_r>
 8010d08:	4625      	mov	r5, r4
 8010d0a:	4628      	mov	r0, r5
 8010d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d10:	f000 f835 	bl	8010d7e <_malloc_usable_size_r>
 8010d14:	4284      	cmp	r4, r0
 8010d16:	4607      	mov	r7, r0
 8010d18:	d802      	bhi.n	8010d20 <_realloc_r+0x34>
 8010d1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010d1e:	d812      	bhi.n	8010d46 <_realloc_r+0x5a>
 8010d20:	4621      	mov	r1, r4
 8010d22:	4640      	mov	r0, r8
 8010d24:	f7ff f956 	bl	800ffd4 <_malloc_r>
 8010d28:	4605      	mov	r5, r0
 8010d2a:	2800      	cmp	r0, #0
 8010d2c:	d0ed      	beq.n	8010d0a <_realloc_r+0x1e>
 8010d2e:	42bc      	cmp	r4, r7
 8010d30:	4622      	mov	r2, r4
 8010d32:	4631      	mov	r1, r6
 8010d34:	bf28      	it	cs
 8010d36:	463a      	movcs	r2, r7
 8010d38:	f7fe fa4d 	bl	800f1d6 <memcpy>
 8010d3c:	4631      	mov	r1, r6
 8010d3e:	4640      	mov	r0, r8
 8010d40:	f7ff f8d4 	bl	800feec <_free_r>
 8010d44:	e7e1      	b.n	8010d0a <_realloc_r+0x1e>
 8010d46:	4635      	mov	r5, r6
 8010d48:	e7df      	b.n	8010d0a <_realloc_r+0x1e>
	...

08010d4c <fiprintf>:
 8010d4c:	b40e      	push	{r1, r2, r3}
 8010d4e:	b503      	push	{r0, r1, lr}
 8010d50:	4601      	mov	r1, r0
 8010d52:	ab03      	add	r3, sp, #12
 8010d54:	4805      	ldr	r0, [pc, #20]	; (8010d6c <fiprintf+0x20>)
 8010d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d5a:	6800      	ldr	r0, [r0, #0]
 8010d5c:	9301      	str	r3, [sp, #4]
 8010d5e:	f000 f83f 	bl	8010de0 <_vfiprintf_r>
 8010d62:	b002      	add	sp, #8
 8010d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d68:	b003      	add	sp, #12
 8010d6a:	4770      	bx	lr
 8010d6c:	200001e0 	.word	0x200001e0

08010d70 <abort>:
 8010d70:	b508      	push	{r3, lr}
 8010d72:	2006      	movs	r0, #6
 8010d74:	f000 fa0c 	bl	8011190 <raise>
 8010d78:	2001      	movs	r0, #1
 8010d7a:	f7f3 fd19 	bl	80047b0 <_exit>

08010d7e <_malloc_usable_size_r>:
 8010d7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d82:	1f18      	subs	r0, r3, #4
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	bfbc      	itt	lt
 8010d88:	580b      	ldrlt	r3, [r1, r0]
 8010d8a:	18c0      	addlt	r0, r0, r3
 8010d8c:	4770      	bx	lr

08010d8e <__sfputc_r>:
 8010d8e:	6893      	ldr	r3, [r2, #8]
 8010d90:	3b01      	subs	r3, #1
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	b410      	push	{r4}
 8010d96:	6093      	str	r3, [r2, #8]
 8010d98:	da08      	bge.n	8010dac <__sfputc_r+0x1e>
 8010d9a:	6994      	ldr	r4, [r2, #24]
 8010d9c:	42a3      	cmp	r3, r4
 8010d9e:	db01      	blt.n	8010da4 <__sfputc_r+0x16>
 8010da0:	290a      	cmp	r1, #10
 8010da2:	d103      	bne.n	8010dac <__sfputc_r+0x1e>
 8010da4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010da8:	f000 b934 	b.w	8011014 <__swbuf_r>
 8010dac:	6813      	ldr	r3, [r2, #0]
 8010dae:	1c58      	adds	r0, r3, #1
 8010db0:	6010      	str	r0, [r2, #0]
 8010db2:	7019      	strb	r1, [r3, #0]
 8010db4:	4608      	mov	r0, r1
 8010db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dba:	4770      	bx	lr

08010dbc <__sfputs_r>:
 8010dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dbe:	4606      	mov	r6, r0
 8010dc0:	460f      	mov	r7, r1
 8010dc2:	4614      	mov	r4, r2
 8010dc4:	18d5      	adds	r5, r2, r3
 8010dc6:	42ac      	cmp	r4, r5
 8010dc8:	d101      	bne.n	8010dce <__sfputs_r+0x12>
 8010dca:	2000      	movs	r0, #0
 8010dcc:	e007      	b.n	8010dde <__sfputs_r+0x22>
 8010dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dd2:	463a      	mov	r2, r7
 8010dd4:	4630      	mov	r0, r6
 8010dd6:	f7ff ffda 	bl	8010d8e <__sfputc_r>
 8010dda:	1c43      	adds	r3, r0, #1
 8010ddc:	d1f3      	bne.n	8010dc6 <__sfputs_r+0xa>
 8010dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010de0 <_vfiprintf_r>:
 8010de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010de4:	460d      	mov	r5, r1
 8010de6:	b09d      	sub	sp, #116	; 0x74
 8010de8:	4614      	mov	r4, r2
 8010dea:	4698      	mov	r8, r3
 8010dec:	4606      	mov	r6, r0
 8010dee:	b118      	cbz	r0, 8010df8 <_vfiprintf_r+0x18>
 8010df0:	6a03      	ldr	r3, [r0, #32]
 8010df2:	b90b      	cbnz	r3, 8010df8 <_vfiprintf_r+0x18>
 8010df4:	f7fe f8c4 	bl	800ef80 <__sinit>
 8010df8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010dfa:	07d9      	lsls	r1, r3, #31
 8010dfc:	d405      	bmi.n	8010e0a <_vfiprintf_r+0x2a>
 8010dfe:	89ab      	ldrh	r3, [r5, #12]
 8010e00:	059a      	lsls	r2, r3, #22
 8010e02:	d402      	bmi.n	8010e0a <_vfiprintf_r+0x2a>
 8010e04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e06:	f7fe f9e4 	bl	800f1d2 <__retarget_lock_acquire_recursive>
 8010e0a:	89ab      	ldrh	r3, [r5, #12]
 8010e0c:	071b      	lsls	r3, r3, #28
 8010e0e:	d501      	bpl.n	8010e14 <_vfiprintf_r+0x34>
 8010e10:	692b      	ldr	r3, [r5, #16]
 8010e12:	b99b      	cbnz	r3, 8010e3c <_vfiprintf_r+0x5c>
 8010e14:	4629      	mov	r1, r5
 8010e16:	4630      	mov	r0, r6
 8010e18:	f000 f93a 	bl	8011090 <__swsetup_r>
 8010e1c:	b170      	cbz	r0, 8010e3c <_vfiprintf_r+0x5c>
 8010e1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e20:	07dc      	lsls	r4, r3, #31
 8010e22:	d504      	bpl.n	8010e2e <_vfiprintf_r+0x4e>
 8010e24:	f04f 30ff 	mov.w	r0, #4294967295
 8010e28:	b01d      	add	sp, #116	; 0x74
 8010e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e2e:	89ab      	ldrh	r3, [r5, #12]
 8010e30:	0598      	lsls	r0, r3, #22
 8010e32:	d4f7      	bmi.n	8010e24 <_vfiprintf_r+0x44>
 8010e34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e36:	f7fe f9cd 	bl	800f1d4 <__retarget_lock_release_recursive>
 8010e3a:	e7f3      	b.n	8010e24 <_vfiprintf_r+0x44>
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8010e40:	2320      	movs	r3, #32
 8010e42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010e46:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e4a:	2330      	movs	r3, #48	; 0x30
 8010e4c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011000 <_vfiprintf_r+0x220>
 8010e50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010e54:	f04f 0901 	mov.w	r9, #1
 8010e58:	4623      	mov	r3, r4
 8010e5a:	469a      	mov	sl, r3
 8010e5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e60:	b10a      	cbz	r2, 8010e66 <_vfiprintf_r+0x86>
 8010e62:	2a25      	cmp	r2, #37	; 0x25
 8010e64:	d1f9      	bne.n	8010e5a <_vfiprintf_r+0x7a>
 8010e66:	ebba 0b04 	subs.w	fp, sl, r4
 8010e6a:	d00b      	beq.n	8010e84 <_vfiprintf_r+0xa4>
 8010e6c:	465b      	mov	r3, fp
 8010e6e:	4622      	mov	r2, r4
 8010e70:	4629      	mov	r1, r5
 8010e72:	4630      	mov	r0, r6
 8010e74:	f7ff ffa2 	bl	8010dbc <__sfputs_r>
 8010e78:	3001      	adds	r0, #1
 8010e7a:	f000 80a9 	beq.w	8010fd0 <_vfiprintf_r+0x1f0>
 8010e7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e80:	445a      	add	r2, fp
 8010e82:	9209      	str	r2, [sp, #36]	; 0x24
 8010e84:	f89a 3000 	ldrb.w	r3, [sl]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	f000 80a1 	beq.w	8010fd0 <_vfiprintf_r+0x1f0>
 8010e8e:	2300      	movs	r3, #0
 8010e90:	f04f 32ff 	mov.w	r2, #4294967295
 8010e94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010e98:	f10a 0a01 	add.w	sl, sl, #1
 8010e9c:	9304      	str	r3, [sp, #16]
 8010e9e:	9307      	str	r3, [sp, #28]
 8010ea0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ea4:	931a      	str	r3, [sp, #104]	; 0x68
 8010ea6:	4654      	mov	r4, sl
 8010ea8:	2205      	movs	r2, #5
 8010eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010eae:	4854      	ldr	r0, [pc, #336]	; (8011000 <_vfiprintf_r+0x220>)
 8010eb0:	f7ef f9fe 	bl	80002b0 <memchr>
 8010eb4:	9a04      	ldr	r2, [sp, #16]
 8010eb6:	b9d8      	cbnz	r0, 8010ef0 <_vfiprintf_r+0x110>
 8010eb8:	06d1      	lsls	r1, r2, #27
 8010eba:	bf44      	itt	mi
 8010ebc:	2320      	movmi	r3, #32
 8010ebe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ec2:	0713      	lsls	r3, r2, #28
 8010ec4:	bf44      	itt	mi
 8010ec6:	232b      	movmi	r3, #43	; 0x2b
 8010ec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ecc:	f89a 3000 	ldrb.w	r3, [sl]
 8010ed0:	2b2a      	cmp	r3, #42	; 0x2a
 8010ed2:	d015      	beq.n	8010f00 <_vfiprintf_r+0x120>
 8010ed4:	9a07      	ldr	r2, [sp, #28]
 8010ed6:	4654      	mov	r4, sl
 8010ed8:	2000      	movs	r0, #0
 8010eda:	f04f 0c0a 	mov.w	ip, #10
 8010ede:	4621      	mov	r1, r4
 8010ee0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ee4:	3b30      	subs	r3, #48	; 0x30
 8010ee6:	2b09      	cmp	r3, #9
 8010ee8:	d94d      	bls.n	8010f86 <_vfiprintf_r+0x1a6>
 8010eea:	b1b0      	cbz	r0, 8010f1a <_vfiprintf_r+0x13a>
 8010eec:	9207      	str	r2, [sp, #28]
 8010eee:	e014      	b.n	8010f1a <_vfiprintf_r+0x13a>
 8010ef0:	eba0 0308 	sub.w	r3, r0, r8
 8010ef4:	fa09 f303 	lsl.w	r3, r9, r3
 8010ef8:	4313      	orrs	r3, r2
 8010efa:	9304      	str	r3, [sp, #16]
 8010efc:	46a2      	mov	sl, r4
 8010efe:	e7d2      	b.n	8010ea6 <_vfiprintf_r+0xc6>
 8010f00:	9b03      	ldr	r3, [sp, #12]
 8010f02:	1d19      	adds	r1, r3, #4
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	9103      	str	r1, [sp, #12]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	bfbb      	ittet	lt
 8010f0c:	425b      	neglt	r3, r3
 8010f0e:	f042 0202 	orrlt.w	r2, r2, #2
 8010f12:	9307      	strge	r3, [sp, #28]
 8010f14:	9307      	strlt	r3, [sp, #28]
 8010f16:	bfb8      	it	lt
 8010f18:	9204      	strlt	r2, [sp, #16]
 8010f1a:	7823      	ldrb	r3, [r4, #0]
 8010f1c:	2b2e      	cmp	r3, #46	; 0x2e
 8010f1e:	d10c      	bne.n	8010f3a <_vfiprintf_r+0x15a>
 8010f20:	7863      	ldrb	r3, [r4, #1]
 8010f22:	2b2a      	cmp	r3, #42	; 0x2a
 8010f24:	d134      	bne.n	8010f90 <_vfiprintf_r+0x1b0>
 8010f26:	9b03      	ldr	r3, [sp, #12]
 8010f28:	1d1a      	adds	r2, r3, #4
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	9203      	str	r2, [sp, #12]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	bfb8      	it	lt
 8010f32:	f04f 33ff 	movlt.w	r3, #4294967295
 8010f36:	3402      	adds	r4, #2
 8010f38:	9305      	str	r3, [sp, #20]
 8010f3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011010 <_vfiprintf_r+0x230>
 8010f3e:	7821      	ldrb	r1, [r4, #0]
 8010f40:	2203      	movs	r2, #3
 8010f42:	4650      	mov	r0, sl
 8010f44:	f7ef f9b4 	bl	80002b0 <memchr>
 8010f48:	b138      	cbz	r0, 8010f5a <_vfiprintf_r+0x17a>
 8010f4a:	9b04      	ldr	r3, [sp, #16]
 8010f4c:	eba0 000a 	sub.w	r0, r0, sl
 8010f50:	2240      	movs	r2, #64	; 0x40
 8010f52:	4082      	lsls	r2, r0
 8010f54:	4313      	orrs	r3, r2
 8010f56:	3401      	adds	r4, #1
 8010f58:	9304      	str	r3, [sp, #16]
 8010f5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f5e:	4829      	ldr	r0, [pc, #164]	; (8011004 <_vfiprintf_r+0x224>)
 8010f60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010f64:	2206      	movs	r2, #6
 8010f66:	f7ef f9a3 	bl	80002b0 <memchr>
 8010f6a:	2800      	cmp	r0, #0
 8010f6c:	d03f      	beq.n	8010fee <_vfiprintf_r+0x20e>
 8010f6e:	4b26      	ldr	r3, [pc, #152]	; (8011008 <_vfiprintf_r+0x228>)
 8010f70:	bb1b      	cbnz	r3, 8010fba <_vfiprintf_r+0x1da>
 8010f72:	9b03      	ldr	r3, [sp, #12]
 8010f74:	3307      	adds	r3, #7
 8010f76:	f023 0307 	bic.w	r3, r3, #7
 8010f7a:	3308      	adds	r3, #8
 8010f7c:	9303      	str	r3, [sp, #12]
 8010f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f80:	443b      	add	r3, r7
 8010f82:	9309      	str	r3, [sp, #36]	; 0x24
 8010f84:	e768      	b.n	8010e58 <_vfiprintf_r+0x78>
 8010f86:	fb0c 3202 	mla	r2, ip, r2, r3
 8010f8a:	460c      	mov	r4, r1
 8010f8c:	2001      	movs	r0, #1
 8010f8e:	e7a6      	b.n	8010ede <_vfiprintf_r+0xfe>
 8010f90:	2300      	movs	r3, #0
 8010f92:	3401      	adds	r4, #1
 8010f94:	9305      	str	r3, [sp, #20]
 8010f96:	4619      	mov	r1, r3
 8010f98:	f04f 0c0a 	mov.w	ip, #10
 8010f9c:	4620      	mov	r0, r4
 8010f9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fa2:	3a30      	subs	r2, #48	; 0x30
 8010fa4:	2a09      	cmp	r2, #9
 8010fa6:	d903      	bls.n	8010fb0 <_vfiprintf_r+0x1d0>
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d0c6      	beq.n	8010f3a <_vfiprintf_r+0x15a>
 8010fac:	9105      	str	r1, [sp, #20]
 8010fae:	e7c4      	b.n	8010f3a <_vfiprintf_r+0x15a>
 8010fb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fb4:	4604      	mov	r4, r0
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	e7f0      	b.n	8010f9c <_vfiprintf_r+0x1bc>
 8010fba:	ab03      	add	r3, sp, #12
 8010fbc:	9300      	str	r3, [sp, #0]
 8010fbe:	462a      	mov	r2, r5
 8010fc0:	4b12      	ldr	r3, [pc, #72]	; (801100c <_vfiprintf_r+0x22c>)
 8010fc2:	a904      	add	r1, sp, #16
 8010fc4:	4630      	mov	r0, r6
 8010fc6:	f7fd fb89 	bl	800e6dc <_printf_float>
 8010fca:	4607      	mov	r7, r0
 8010fcc:	1c78      	adds	r0, r7, #1
 8010fce:	d1d6      	bne.n	8010f7e <_vfiprintf_r+0x19e>
 8010fd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010fd2:	07d9      	lsls	r1, r3, #31
 8010fd4:	d405      	bmi.n	8010fe2 <_vfiprintf_r+0x202>
 8010fd6:	89ab      	ldrh	r3, [r5, #12]
 8010fd8:	059a      	lsls	r2, r3, #22
 8010fda:	d402      	bmi.n	8010fe2 <_vfiprintf_r+0x202>
 8010fdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010fde:	f7fe f8f9 	bl	800f1d4 <__retarget_lock_release_recursive>
 8010fe2:	89ab      	ldrh	r3, [r5, #12]
 8010fe4:	065b      	lsls	r3, r3, #25
 8010fe6:	f53f af1d 	bmi.w	8010e24 <_vfiprintf_r+0x44>
 8010fea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010fec:	e71c      	b.n	8010e28 <_vfiprintf_r+0x48>
 8010fee:	ab03      	add	r3, sp, #12
 8010ff0:	9300      	str	r3, [sp, #0]
 8010ff2:	462a      	mov	r2, r5
 8010ff4:	4b05      	ldr	r3, [pc, #20]	; (801100c <_vfiprintf_r+0x22c>)
 8010ff6:	a904      	add	r1, sp, #16
 8010ff8:	4630      	mov	r0, r6
 8010ffa:	f7fd fe13 	bl	800ec24 <_printf_i>
 8010ffe:	e7e4      	b.n	8010fca <_vfiprintf_r+0x1ea>
 8011000:	08012784 	.word	0x08012784
 8011004:	0801278e 	.word	0x0801278e
 8011008:	0800e6dd 	.word	0x0800e6dd
 801100c:	08010dbd 	.word	0x08010dbd
 8011010:	0801278a 	.word	0x0801278a

08011014 <__swbuf_r>:
 8011014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011016:	460e      	mov	r6, r1
 8011018:	4614      	mov	r4, r2
 801101a:	4605      	mov	r5, r0
 801101c:	b118      	cbz	r0, 8011026 <__swbuf_r+0x12>
 801101e:	6a03      	ldr	r3, [r0, #32]
 8011020:	b90b      	cbnz	r3, 8011026 <__swbuf_r+0x12>
 8011022:	f7fd ffad 	bl	800ef80 <__sinit>
 8011026:	69a3      	ldr	r3, [r4, #24]
 8011028:	60a3      	str	r3, [r4, #8]
 801102a:	89a3      	ldrh	r3, [r4, #12]
 801102c:	071a      	lsls	r2, r3, #28
 801102e:	d525      	bpl.n	801107c <__swbuf_r+0x68>
 8011030:	6923      	ldr	r3, [r4, #16]
 8011032:	b31b      	cbz	r3, 801107c <__swbuf_r+0x68>
 8011034:	6823      	ldr	r3, [r4, #0]
 8011036:	6922      	ldr	r2, [r4, #16]
 8011038:	1a98      	subs	r0, r3, r2
 801103a:	6963      	ldr	r3, [r4, #20]
 801103c:	b2f6      	uxtb	r6, r6
 801103e:	4283      	cmp	r3, r0
 8011040:	4637      	mov	r7, r6
 8011042:	dc04      	bgt.n	801104e <__swbuf_r+0x3a>
 8011044:	4621      	mov	r1, r4
 8011046:	4628      	mov	r0, r5
 8011048:	f7ff fdca 	bl	8010be0 <_fflush_r>
 801104c:	b9e0      	cbnz	r0, 8011088 <__swbuf_r+0x74>
 801104e:	68a3      	ldr	r3, [r4, #8]
 8011050:	3b01      	subs	r3, #1
 8011052:	60a3      	str	r3, [r4, #8]
 8011054:	6823      	ldr	r3, [r4, #0]
 8011056:	1c5a      	adds	r2, r3, #1
 8011058:	6022      	str	r2, [r4, #0]
 801105a:	701e      	strb	r6, [r3, #0]
 801105c:	6962      	ldr	r2, [r4, #20]
 801105e:	1c43      	adds	r3, r0, #1
 8011060:	429a      	cmp	r2, r3
 8011062:	d004      	beq.n	801106e <__swbuf_r+0x5a>
 8011064:	89a3      	ldrh	r3, [r4, #12]
 8011066:	07db      	lsls	r3, r3, #31
 8011068:	d506      	bpl.n	8011078 <__swbuf_r+0x64>
 801106a:	2e0a      	cmp	r6, #10
 801106c:	d104      	bne.n	8011078 <__swbuf_r+0x64>
 801106e:	4621      	mov	r1, r4
 8011070:	4628      	mov	r0, r5
 8011072:	f7ff fdb5 	bl	8010be0 <_fflush_r>
 8011076:	b938      	cbnz	r0, 8011088 <__swbuf_r+0x74>
 8011078:	4638      	mov	r0, r7
 801107a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801107c:	4621      	mov	r1, r4
 801107e:	4628      	mov	r0, r5
 8011080:	f000 f806 	bl	8011090 <__swsetup_r>
 8011084:	2800      	cmp	r0, #0
 8011086:	d0d5      	beq.n	8011034 <__swbuf_r+0x20>
 8011088:	f04f 37ff 	mov.w	r7, #4294967295
 801108c:	e7f4      	b.n	8011078 <__swbuf_r+0x64>
	...

08011090 <__swsetup_r>:
 8011090:	b538      	push	{r3, r4, r5, lr}
 8011092:	4b2a      	ldr	r3, [pc, #168]	; (801113c <__swsetup_r+0xac>)
 8011094:	4605      	mov	r5, r0
 8011096:	6818      	ldr	r0, [r3, #0]
 8011098:	460c      	mov	r4, r1
 801109a:	b118      	cbz	r0, 80110a4 <__swsetup_r+0x14>
 801109c:	6a03      	ldr	r3, [r0, #32]
 801109e:	b90b      	cbnz	r3, 80110a4 <__swsetup_r+0x14>
 80110a0:	f7fd ff6e 	bl	800ef80 <__sinit>
 80110a4:	89a3      	ldrh	r3, [r4, #12]
 80110a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80110aa:	0718      	lsls	r0, r3, #28
 80110ac:	d422      	bmi.n	80110f4 <__swsetup_r+0x64>
 80110ae:	06d9      	lsls	r1, r3, #27
 80110b0:	d407      	bmi.n	80110c2 <__swsetup_r+0x32>
 80110b2:	2309      	movs	r3, #9
 80110b4:	602b      	str	r3, [r5, #0]
 80110b6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80110ba:	81a3      	strh	r3, [r4, #12]
 80110bc:	f04f 30ff 	mov.w	r0, #4294967295
 80110c0:	e034      	b.n	801112c <__swsetup_r+0x9c>
 80110c2:	0758      	lsls	r0, r3, #29
 80110c4:	d512      	bpl.n	80110ec <__swsetup_r+0x5c>
 80110c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80110c8:	b141      	cbz	r1, 80110dc <__swsetup_r+0x4c>
 80110ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80110ce:	4299      	cmp	r1, r3
 80110d0:	d002      	beq.n	80110d8 <__swsetup_r+0x48>
 80110d2:	4628      	mov	r0, r5
 80110d4:	f7fe ff0a 	bl	800feec <_free_r>
 80110d8:	2300      	movs	r3, #0
 80110da:	6363      	str	r3, [r4, #52]	; 0x34
 80110dc:	89a3      	ldrh	r3, [r4, #12]
 80110de:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80110e2:	81a3      	strh	r3, [r4, #12]
 80110e4:	2300      	movs	r3, #0
 80110e6:	6063      	str	r3, [r4, #4]
 80110e8:	6923      	ldr	r3, [r4, #16]
 80110ea:	6023      	str	r3, [r4, #0]
 80110ec:	89a3      	ldrh	r3, [r4, #12]
 80110ee:	f043 0308 	orr.w	r3, r3, #8
 80110f2:	81a3      	strh	r3, [r4, #12]
 80110f4:	6923      	ldr	r3, [r4, #16]
 80110f6:	b94b      	cbnz	r3, 801110c <__swsetup_r+0x7c>
 80110f8:	89a3      	ldrh	r3, [r4, #12]
 80110fa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80110fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011102:	d003      	beq.n	801110c <__swsetup_r+0x7c>
 8011104:	4621      	mov	r1, r4
 8011106:	4628      	mov	r0, r5
 8011108:	f000 f884 	bl	8011214 <__smakebuf_r>
 801110c:	89a0      	ldrh	r0, [r4, #12]
 801110e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011112:	f010 0301 	ands.w	r3, r0, #1
 8011116:	d00a      	beq.n	801112e <__swsetup_r+0x9e>
 8011118:	2300      	movs	r3, #0
 801111a:	60a3      	str	r3, [r4, #8]
 801111c:	6963      	ldr	r3, [r4, #20]
 801111e:	425b      	negs	r3, r3
 8011120:	61a3      	str	r3, [r4, #24]
 8011122:	6923      	ldr	r3, [r4, #16]
 8011124:	b943      	cbnz	r3, 8011138 <__swsetup_r+0xa8>
 8011126:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801112a:	d1c4      	bne.n	80110b6 <__swsetup_r+0x26>
 801112c:	bd38      	pop	{r3, r4, r5, pc}
 801112e:	0781      	lsls	r1, r0, #30
 8011130:	bf58      	it	pl
 8011132:	6963      	ldrpl	r3, [r4, #20]
 8011134:	60a3      	str	r3, [r4, #8]
 8011136:	e7f4      	b.n	8011122 <__swsetup_r+0x92>
 8011138:	2000      	movs	r0, #0
 801113a:	e7f7      	b.n	801112c <__swsetup_r+0x9c>
 801113c:	200001e0 	.word	0x200001e0

08011140 <_raise_r>:
 8011140:	291f      	cmp	r1, #31
 8011142:	b538      	push	{r3, r4, r5, lr}
 8011144:	4604      	mov	r4, r0
 8011146:	460d      	mov	r5, r1
 8011148:	d904      	bls.n	8011154 <_raise_r+0x14>
 801114a:	2316      	movs	r3, #22
 801114c:	6003      	str	r3, [r0, #0]
 801114e:	f04f 30ff 	mov.w	r0, #4294967295
 8011152:	bd38      	pop	{r3, r4, r5, pc}
 8011154:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011156:	b112      	cbz	r2, 801115e <_raise_r+0x1e>
 8011158:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801115c:	b94b      	cbnz	r3, 8011172 <_raise_r+0x32>
 801115e:	4620      	mov	r0, r4
 8011160:	f000 f830 	bl	80111c4 <_getpid_r>
 8011164:	462a      	mov	r2, r5
 8011166:	4601      	mov	r1, r0
 8011168:	4620      	mov	r0, r4
 801116a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801116e:	f000 b817 	b.w	80111a0 <_kill_r>
 8011172:	2b01      	cmp	r3, #1
 8011174:	d00a      	beq.n	801118c <_raise_r+0x4c>
 8011176:	1c59      	adds	r1, r3, #1
 8011178:	d103      	bne.n	8011182 <_raise_r+0x42>
 801117a:	2316      	movs	r3, #22
 801117c:	6003      	str	r3, [r0, #0]
 801117e:	2001      	movs	r0, #1
 8011180:	e7e7      	b.n	8011152 <_raise_r+0x12>
 8011182:	2400      	movs	r4, #0
 8011184:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011188:	4628      	mov	r0, r5
 801118a:	4798      	blx	r3
 801118c:	2000      	movs	r0, #0
 801118e:	e7e0      	b.n	8011152 <_raise_r+0x12>

08011190 <raise>:
 8011190:	4b02      	ldr	r3, [pc, #8]	; (801119c <raise+0xc>)
 8011192:	4601      	mov	r1, r0
 8011194:	6818      	ldr	r0, [r3, #0]
 8011196:	f7ff bfd3 	b.w	8011140 <_raise_r>
 801119a:	bf00      	nop
 801119c:	200001e0 	.word	0x200001e0

080111a0 <_kill_r>:
 80111a0:	b538      	push	{r3, r4, r5, lr}
 80111a2:	4d07      	ldr	r5, [pc, #28]	; (80111c0 <_kill_r+0x20>)
 80111a4:	2300      	movs	r3, #0
 80111a6:	4604      	mov	r4, r0
 80111a8:	4608      	mov	r0, r1
 80111aa:	4611      	mov	r1, r2
 80111ac:	602b      	str	r3, [r5, #0]
 80111ae:	f7f3 faef 	bl	8004790 <_kill>
 80111b2:	1c43      	adds	r3, r0, #1
 80111b4:	d102      	bne.n	80111bc <_kill_r+0x1c>
 80111b6:	682b      	ldr	r3, [r5, #0]
 80111b8:	b103      	cbz	r3, 80111bc <_kill_r+0x1c>
 80111ba:	6023      	str	r3, [r4, #0]
 80111bc:	bd38      	pop	{r3, r4, r5, pc}
 80111be:	bf00      	nop
 80111c0:	2001a248 	.word	0x2001a248

080111c4 <_getpid_r>:
 80111c4:	f7f3 badc 	b.w	8004780 <_getpid>

080111c8 <__swhatbuf_r>:
 80111c8:	b570      	push	{r4, r5, r6, lr}
 80111ca:	460c      	mov	r4, r1
 80111cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111d0:	2900      	cmp	r1, #0
 80111d2:	b096      	sub	sp, #88	; 0x58
 80111d4:	4615      	mov	r5, r2
 80111d6:	461e      	mov	r6, r3
 80111d8:	da0d      	bge.n	80111f6 <__swhatbuf_r+0x2e>
 80111da:	89a3      	ldrh	r3, [r4, #12]
 80111dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80111e0:	f04f 0100 	mov.w	r1, #0
 80111e4:	bf0c      	ite	eq
 80111e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80111ea:	2340      	movne	r3, #64	; 0x40
 80111ec:	2000      	movs	r0, #0
 80111ee:	6031      	str	r1, [r6, #0]
 80111f0:	602b      	str	r3, [r5, #0]
 80111f2:	b016      	add	sp, #88	; 0x58
 80111f4:	bd70      	pop	{r4, r5, r6, pc}
 80111f6:	466a      	mov	r2, sp
 80111f8:	f000 f848 	bl	801128c <_fstat_r>
 80111fc:	2800      	cmp	r0, #0
 80111fe:	dbec      	blt.n	80111da <__swhatbuf_r+0x12>
 8011200:	9901      	ldr	r1, [sp, #4]
 8011202:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011206:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801120a:	4259      	negs	r1, r3
 801120c:	4159      	adcs	r1, r3
 801120e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011212:	e7eb      	b.n	80111ec <__swhatbuf_r+0x24>

08011214 <__smakebuf_r>:
 8011214:	898b      	ldrh	r3, [r1, #12]
 8011216:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011218:	079d      	lsls	r5, r3, #30
 801121a:	4606      	mov	r6, r0
 801121c:	460c      	mov	r4, r1
 801121e:	d507      	bpl.n	8011230 <__smakebuf_r+0x1c>
 8011220:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011224:	6023      	str	r3, [r4, #0]
 8011226:	6123      	str	r3, [r4, #16]
 8011228:	2301      	movs	r3, #1
 801122a:	6163      	str	r3, [r4, #20]
 801122c:	b002      	add	sp, #8
 801122e:	bd70      	pop	{r4, r5, r6, pc}
 8011230:	ab01      	add	r3, sp, #4
 8011232:	466a      	mov	r2, sp
 8011234:	f7ff ffc8 	bl	80111c8 <__swhatbuf_r>
 8011238:	9900      	ldr	r1, [sp, #0]
 801123a:	4605      	mov	r5, r0
 801123c:	4630      	mov	r0, r6
 801123e:	f7fe fec9 	bl	800ffd4 <_malloc_r>
 8011242:	b948      	cbnz	r0, 8011258 <__smakebuf_r+0x44>
 8011244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011248:	059a      	lsls	r2, r3, #22
 801124a:	d4ef      	bmi.n	801122c <__smakebuf_r+0x18>
 801124c:	f023 0303 	bic.w	r3, r3, #3
 8011250:	f043 0302 	orr.w	r3, r3, #2
 8011254:	81a3      	strh	r3, [r4, #12]
 8011256:	e7e3      	b.n	8011220 <__smakebuf_r+0xc>
 8011258:	89a3      	ldrh	r3, [r4, #12]
 801125a:	6020      	str	r0, [r4, #0]
 801125c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011260:	81a3      	strh	r3, [r4, #12]
 8011262:	9b00      	ldr	r3, [sp, #0]
 8011264:	6163      	str	r3, [r4, #20]
 8011266:	9b01      	ldr	r3, [sp, #4]
 8011268:	6120      	str	r0, [r4, #16]
 801126a:	b15b      	cbz	r3, 8011284 <__smakebuf_r+0x70>
 801126c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011270:	4630      	mov	r0, r6
 8011272:	f000 f81d 	bl	80112b0 <_isatty_r>
 8011276:	b128      	cbz	r0, 8011284 <__smakebuf_r+0x70>
 8011278:	89a3      	ldrh	r3, [r4, #12]
 801127a:	f023 0303 	bic.w	r3, r3, #3
 801127e:	f043 0301 	orr.w	r3, r3, #1
 8011282:	81a3      	strh	r3, [r4, #12]
 8011284:	89a3      	ldrh	r3, [r4, #12]
 8011286:	431d      	orrs	r5, r3
 8011288:	81a5      	strh	r5, [r4, #12]
 801128a:	e7cf      	b.n	801122c <__smakebuf_r+0x18>

0801128c <_fstat_r>:
 801128c:	b538      	push	{r3, r4, r5, lr}
 801128e:	4d07      	ldr	r5, [pc, #28]	; (80112ac <_fstat_r+0x20>)
 8011290:	2300      	movs	r3, #0
 8011292:	4604      	mov	r4, r0
 8011294:	4608      	mov	r0, r1
 8011296:	4611      	mov	r1, r2
 8011298:	602b      	str	r3, [r5, #0]
 801129a:	f7f3 fabc 	bl	8004816 <_fstat>
 801129e:	1c43      	adds	r3, r0, #1
 80112a0:	d102      	bne.n	80112a8 <_fstat_r+0x1c>
 80112a2:	682b      	ldr	r3, [r5, #0]
 80112a4:	b103      	cbz	r3, 80112a8 <_fstat_r+0x1c>
 80112a6:	6023      	str	r3, [r4, #0]
 80112a8:	bd38      	pop	{r3, r4, r5, pc}
 80112aa:	bf00      	nop
 80112ac:	2001a248 	.word	0x2001a248

080112b0 <_isatty_r>:
 80112b0:	b538      	push	{r3, r4, r5, lr}
 80112b2:	4d06      	ldr	r5, [pc, #24]	; (80112cc <_isatty_r+0x1c>)
 80112b4:	2300      	movs	r3, #0
 80112b6:	4604      	mov	r4, r0
 80112b8:	4608      	mov	r0, r1
 80112ba:	602b      	str	r3, [r5, #0]
 80112bc:	f7f3 fabb 	bl	8004836 <_isatty>
 80112c0:	1c43      	adds	r3, r0, #1
 80112c2:	d102      	bne.n	80112ca <_isatty_r+0x1a>
 80112c4:	682b      	ldr	r3, [r5, #0]
 80112c6:	b103      	cbz	r3, 80112ca <_isatty_r+0x1a>
 80112c8:	6023      	str	r3, [r4, #0]
 80112ca:	bd38      	pop	{r3, r4, r5, pc}
 80112cc:	2001a248 	.word	0x2001a248

080112d0 <pow>:
 80112d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112d2:	ed2d 8b02 	vpush	{d8}
 80112d6:	eeb0 8a40 	vmov.f32	s16, s0
 80112da:	eef0 8a60 	vmov.f32	s17, s1
 80112de:	ec55 4b11 	vmov	r4, r5, d1
 80112e2:	f000 f995 	bl	8011610 <__ieee754_pow>
 80112e6:	4622      	mov	r2, r4
 80112e8:	462b      	mov	r3, r5
 80112ea:	4620      	mov	r0, r4
 80112ec:	4629      	mov	r1, r5
 80112ee:	ec57 6b10 	vmov	r6, r7, d0
 80112f2:	f7ef fc8b 	bl	8000c0c <__aeabi_dcmpun>
 80112f6:	2800      	cmp	r0, #0
 80112f8:	d13b      	bne.n	8011372 <pow+0xa2>
 80112fa:	ec51 0b18 	vmov	r0, r1, d8
 80112fe:	2200      	movs	r2, #0
 8011300:	2300      	movs	r3, #0
 8011302:	f7ef fc51 	bl	8000ba8 <__aeabi_dcmpeq>
 8011306:	b1b8      	cbz	r0, 8011338 <pow+0x68>
 8011308:	2200      	movs	r2, #0
 801130a:	2300      	movs	r3, #0
 801130c:	4620      	mov	r0, r4
 801130e:	4629      	mov	r1, r5
 8011310:	f7ef fc4a 	bl	8000ba8 <__aeabi_dcmpeq>
 8011314:	2800      	cmp	r0, #0
 8011316:	d146      	bne.n	80113a6 <pow+0xd6>
 8011318:	ec45 4b10 	vmov	d0, r4, r5
 801131c:	f000 f848 	bl	80113b0 <finite>
 8011320:	b338      	cbz	r0, 8011372 <pow+0xa2>
 8011322:	2200      	movs	r2, #0
 8011324:	2300      	movs	r3, #0
 8011326:	4620      	mov	r0, r4
 8011328:	4629      	mov	r1, r5
 801132a:	f7ef fc47 	bl	8000bbc <__aeabi_dcmplt>
 801132e:	b300      	cbz	r0, 8011372 <pow+0xa2>
 8011330:	f7fd ff24 	bl	800f17c <__errno>
 8011334:	2322      	movs	r3, #34	; 0x22
 8011336:	e01b      	b.n	8011370 <pow+0xa0>
 8011338:	ec47 6b10 	vmov	d0, r6, r7
 801133c:	f000 f838 	bl	80113b0 <finite>
 8011340:	b9e0      	cbnz	r0, 801137c <pow+0xac>
 8011342:	eeb0 0a48 	vmov.f32	s0, s16
 8011346:	eef0 0a68 	vmov.f32	s1, s17
 801134a:	f000 f831 	bl	80113b0 <finite>
 801134e:	b1a8      	cbz	r0, 801137c <pow+0xac>
 8011350:	ec45 4b10 	vmov	d0, r4, r5
 8011354:	f000 f82c 	bl	80113b0 <finite>
 8011358:	b180      	cbz	r0, 801137c <pow+0xac>
 801135a:	4632      	mov	r2, r6
 801135c:	463b      	mov	r3, r7
 801135e:	4630      	mov	r0, r6
 8011360:	4639      	mov	r1, r7
 8011362:	f7ef fc53 	bl	8000c0c <__aeabi_dcmpun>
 8011366:	2800      	cmp	r0, #0
 8011368:	d0e2      	beq.n	8011330 <pow+0x60>
 801136a:	f7fd ff07 	bl	800f17c <__errno>
 801136e:	2321      	movs	r3, #33	; 0x21
 8011370:	6003      	str	r3, [r0, #0]
 8011372:	ecbd 8b02 	vpop	{d8}
 8011376:	ec47 6b10 	vmov	d0, r6, r7
 801137a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801137c:	2200      	movs	r2, #0
 801137e:	2300      	movs	r3, #0
 8011380:	4630      	mov	r0, r6
 8011382:	4639      	mov	r1, r7
 8011384:	f7ef fc10 	bl	8000ba8 <__aeabi_dcmpeq>
 8011388:	2800      	cmp	r0, #0
 801138a:	d0f2      	beq.n	8011372 <pow+0xa2>
 801138c:	eeb0 0a48 	vmov.f32	s0, s16
 8011390:	eef0 0a68 	vmov.f32	s1, s17
 8011394:	f000 f80c 	bl	80113b0 <finite>
 8011398:	2800      	cmp	r0, #0
 801139a:	d0ea      	beq.n	8011372 <pow+0xa2>
 801139c:	ec45 4b10 	vmov	d0, r4, r5
 80113a0:	f000 f806 	bl	80113b0 <finite>
 80113a4:	e7c3      	b.n	801132e <pow+0x5e>
 80113a6:	4f01      	ldr	r7, [pc, #4]	; (80113ac <pow+0xdc>)
 80113a8:	2600      	movs	r6, #0
 80113aa:	e7e2      	b.n	8011372 <pow+0xa2>
 80113ac:	3ff00000 	.word	0x3ff00000

080113b0 <finite>:
 80113b0:	b082      	sub	sp, #8
 80113b2:	ed8d 0b00 	vstr	d0, [sp]
 80113b6:	9801      	ldr	r0, [sp, #4]
 80113b8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80113bc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80113c0:	0fc0      	lsrs	r0, r0, #31
 80113c2:	b002      	add	sp, #8
 80113c4:	4770      	bx	lr
	...

080113c8 <__ieee754_sqrt>:
 80113c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113cc:	ec55 4b10 	vmov	r4, r5, d0
 80113d0:	4e67      	ldr	r6, [pc, #412]	; (8011570 <__ieee754_sqrt+0x1a8>)
 80113d2:	43ae      	bics	r6, r5
 80113d4:	ee10 0a10 	vmov	r0, s0
 80113d8:	ee10 2a10 	vmov	r2, s0
 80113dc:	4629      	mov	r1, r5
 80113de:	462b      	mov	r3, r5
 80113e0:	d10d      	bne.n	80113fe <__ieee754_sqrt+0x36>
 80113e2:	f7ef f979 	bl	80006d8 <__aeabi_dmul>
 80113e6:	4602      	mov	r2, r0
 80113e8:	460b      	mov	r3, r1
 80113ea:	4620      	mov	r0, r4
 80113ec:	4629      	mov	r1, r5
 80113ee:	f7ee ffbd 	bl	800036c <__adddf3>
 80113f2:	4604      	mov	r4, r0
 80113f4:	460d      	mov	r5, r1
 80113f6:	ec45 4b10 	vmov	d0, r4, r5
 80113fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113fe:	2d00      	cmp	r5, #0
 8011400:	dc0b      	bgt.n	801141a <__ieee754_sqrt+0x52>
 8011402:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011406:	4326      	orrs	r6, r4
 8011408:	d0f5      	beq.n	80113f6 <__ieee754_sqrt+0x2e>
 801140a:	b135      	cbz	r5, 801141a <__ieee754_sqrt+0x52>
 801140c:	f7ee ffac 	bl	8000368 <__aeabi_dsub>
 8011410:	4602      	mov	r2, r0
 8011412:	460b      	mov	r3, r1
 8011414:	f7ef fa8a 	bl	800092c <__aeabi_ddiv>
 8011418:	e7eb      	b.n	80113f2 <__ieee754_sqrt+0x2a>
 801141a:	1509      	asrs	r1, r1, #20
 801141c:	f000 808d 	beq.w	801153a <__ieee754_sqrt+0x172>
 8011420:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011424:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8011428:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801142c:	07c9      	lsls	r1, r1, #31
 801142e:	bf5c      	itt	pl
 8011430:	005b      	lslpl	r3, r3, #1
 8011432:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8011436:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801143a:	bf58      	it	pl
 801143c:	0052      	lslpl	r2, r2, #1
 801143e:	2500      	movs	r5, #0
 8011440:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011444:	1076      	asrs	r6, r6, #1
 8011446:	0052      	lsls	r2, r2, #1
 8011448:	f04f 0e16 	mov.w	lr, #22
 801144c:	46ac      	mov	ip, r5
 801144e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011452:	eb0c 0001 	add.w	r0, ip, r1
 8011456:	4298      	cmp	r0, r3
 8011458:	bfde      	ittt	le
 801145a:	1a1b      	suble	r3, r3, r0
 801145c:	eb00 0c01 	addle.w	ip, r0, r1
 8011460:	186d      	addle	r5, r5, r1
 8011462:	005b      	lsls	r3, r3, #1
 8011464:	f1be 0e01 	subs.w	lr, lr, #1
 8011468:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 801146c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011470:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8011474:	d1ed      	bne.n	8011452 <__ieee754_sqrt+0x8a>
 8011476:	4674      	mov	r4, lr
 8011478:	2720      	movs	r7, #32
 801147a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801147e:	4563      	cmp	r3, ip
 8011480:	eb01 000e 	add.w	r0, r1, lr
 8011484:	dc02      	bgt.n	801148c <__ieee754_sqrt+0xc4>
 8011486:	d113      	bne.n	80114b0 <__ieee754_sqrt+0xe8>
 8011488:	4290      	cmp	r0, r2
 801148a:	d811      	bhi.n	80114b0 <__ieee754_sqrt+0xe8>
 801148c:	2800      	cmp	r0, #0
 801148e:	eb00 0e01 	add.w	lr, r0, r1
 8011492:	da57      	bge.n	8011544 <__ieee754_sqrt+0x17c>
 8011494:	f1be 0f00 	cmp.w	lr, #0
 8011498:	db54      	blt.n	8011544 <__ieee754_sqrt+0x17c>
 801149a:	f10c 0801 	add.w	r8, ip, #1
 801149e:	eba3 030c 	sub.w	r3, r3, ip
 80114a2:	4290      	cmp	r0, r2
 80114a4:	bf88      	it	hi
 80114a6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80114aa:	1a12      	subs	r2, r2, r0
 80114ac:	440c      	add	r4, r1
 80114ae:	46c4      	mov	ip, r8
 80114b0:	005b      	lsls	r3, r3, #1
 80114b2:	3f01      	subs	r7, #1
 80114b4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80114b8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80114bc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80114c0:	d1dd      	bne.n	801147e <__ieee754_sqrt+0xb6>
 80114c2:	4313      	orrs	r3, r2
 80114c4:	d01b      	beq.n	80114fe <__ieee754_sqrt+0x136>
 80114c6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8011574 <__ieee754_sqrt+0x1ac>
 80114ca:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8011578 <__ieee754_sqrt+0x1b0>
 80114ce:	e9da 0100 	ldrd	r0, r1, [sl]
 80114d2:	e9db 2300 	ldrd	r2, r3, [fp]
 80114d6:	f7ee ff47 	bl	8000368 <__aeabi_dsub>
 80114da:	e9da 8900 	ldrd	r8, r9, [sl]
 80114de:	4602      	mov	r2, r0
 80114e0:	460b      	mov	r3, r1
 80114e2:	4640      	mov	r0, r8
 80114e4:	4649      	mov	r1, r9
 80114e6:	f7ef fb73 	bl	8000bd0 <__aeabi_dcmple>
 80114ea:	b140      	cbz	r0, 80114fe <__ieee754_sqrt+0x136>
 80114ec:	f1b4 3fff 	cmp.w	r4, #4294967295
 80114f0:	e9da 0100 	ldrd	r0, r1, [sl]
 80114f4:	e9db 2300 	ldrd	r2, r3, [fp]
 80114f8:	d126      	bne.n	8011548 <__ieee754_sqrt+0x180>
 80114fa:	3501      	adds	r5, #1
 80114fc:	463c      	mov	r4, r7
 80114fe:	106a      	asrs	r2, r5, #1
 8011500:	0863      	lsrs	r3, r4, #1
 8011502:	07e9      	lsls	r1, r5, #31
 8011504:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011508:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801150c:	bf48      	it	mi
 801150e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011512:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8011516:	461c      	mov	r4, r3
 8011518:	e76d      	b.n	80113f6 <__ieee754_sqrt+0x2e>
 801151a:	0ad3      	lsrs	r3, r2, #11
 801151c:	3815      	subs	r0, #21
 801151e:	0552      	lsls	r2, r2, #21
 8011520:	2b00      	cmp	r3, #0
 8011522:	d0fa      	beq.n	801151a <__ieee754_sqrt+0x152>
 8011524:	02dc      	lsls	r4, r3, #11
 8011526:	d50a      	bpl.n	801153e <__ieee754_sqrt+0x176>
 8011528:	f1c1 0420 	rsb	r4, r1, #32
 801152c:	fa22 f404 	lsr.w	r4, r2, r4
 8011530:	1e4d      	subs	r5, r1, #1
 8011532:	408a      	lsls	r2, r1
 8011534:	4323      	orrs	r3, r4
 8011536:	1b41      	subs	r1, r0, r5
 8011538:	e772      	b.n	8011420 <__ieee754_sqrt+0x58>
 801153a:	4608      	mov	r0, r1
 801153c:	e7f0      	b.n	8011520 <__ieee754_sqrt+0x158>
 801153e:	005b      	lsls	r3, r3, #1
 8011540:	3101      	adds	r1, #1
 8011542:	e7ef      	b.n	8011524 <__ieee754_sqrt+0x15c>
 8011544:	46e0      	mov	r8, ip
 8011546:	e7aa      	b.n	801149e <__ieee754_sqrt+0xd6>
 8011548:	f7ee ff10 	bl	800036c <__adddf3>
 801154c:	e9da 8900 	ldrd	r8, r9, [sl]
 8011550:	4602      	mov	r2, r0
 8011552:	460b      	mov	r3, r1
 8011554:	4640      	mov	r0, r8
 8011556:	4649      	mov	r1, r9
 8011558:	f7ef fb30 	bl	8000bbc <__aeabi_dcmplt>
 801155c:	b120      	cbz	r0, 8011568 <__ieee754_sqrt+0x1a0>
 801155e:	1ca0      	adds	r0, r4, #2
 8011560:	bf08      	it	eq
 8011562:	3501      	addeq	r5, #1
 8011564:	3402      	adds	r4, #2
 8011566:	e7ca      	b.n	80114fe <__ieee754_sqrt+0x136>
 8011568:	3401      	adds	r4, #1
 801156a:	f024 0401 	bic.w	r4, r4, #1
 801156e:	e7c6      	b.n	80114fe <__ieee754_sqrt+0x136>
 8011570:	7ff00000 	.word	0x7ff00000
 8011574:	200001e8 	.word	0x200001e8
 8011578:	200001f0 	.word	0x200001f0

0801157c <round>:
 801157c:	ec53 2b10 	vmov	r2, r3, d0
 8011580:	b570      	push	{r4, r5, r6, lr}
 8011582:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8011586:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 801158a:	2813      	cmp	r0, #19
 801158c:	ee10 5a10 	vmov	r5, s0
 8011590:	4619      	mov	r1, r3
 8011592:	dc18      	bgt.n	80115c6 <round+0x4a>
 8011594:	2800      	cmp	r0, #0
 8011596:	da09      	bge.n	80115ac <round+0x30>
 8011598:	3001      	adds	r0, #1
 801159a:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 801159e:	d103      	bne.n	80115a8 <round+0x2c>
 80115a0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80115a4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80115a8:	2300      	movs	r3, #0
 80115aa:	e02a      	b.n	8011602 <round+0x86>
 80115ac:	4c16      	ldr	r4, [pc, #88]	; (8011608 <round+0x8c>)
 80115ae:	4104      	asrs	r4, r0
 80115b0:	ea03 0604 	and.w	r6, r3, r4
 80115b4:	4316      	orrs	r6, r2
 80115b6:	d011      	beq.n	80115dc <round+0x60>
 80115b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80115bc:	4103      	asrs	r3, r0
 80115be:	440b      	add	r3, r1
 80115c0:	ea23 0104 	bic.w	r1, r3, r4
 80115c4:	e7f0      	b.n	80115a8 <round+0x2c>
 80115c6:	2833      	cmp	r0, #51	; 0x33
 80115c8:	dd0b      	ble.n	80115e2 <round+0x66>
 80115ca:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80115ce:	d105      	bne.n	80115dc <round+0x60>
 80115d0:	ee10 0a10 	vmov	r0, s0
 80115d4:	f7ee feca 	bl	800036c <__adddf3>
 80115d8:	4602      	mov	r2, r0
 80115da:	460b      	mov	r3, r1
 80115dc:	ec43 2b10 	vmov	d0, r2, r3
 80115e0:	bd70      	pop	{r4, r5, r6, pc}
 80115e2:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 80115e6:	f04f 34ff 	mov.w	r4, #4294967295
 80115ea:	40f4      	lsrs	r4, r6
 80115ec:	4214      	tst	r4, r2
 80115ee:	d0f5      	beq.n	80115dc <round+0x60>
 80115f0:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 80115f4:	2301      	movs	r3, #1
 80115f6:	4083      	lsls	r3, r0
 80115f8:	195b      	adds	r3, r3, r5
 80115fa:	bf28      	it	cs
 80115fc:	3101      	addcs	r1, #1
 80115fe:	ea23 0304 	bic.w	r3, r3, r4
 8011602:	461a      	mov	r2, r3
 8011604:	460b      	mov	r3, r1
 8011606:	e7e9      	b.n	80115dc <round+0x60>
 8011608:	000fffff 	.word	0x000fffff
 801160c:	00000000 	.word	0x00000000

08011610 <__ieee754_pow>:
 8011610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011614:	ed2d 8b06 	vpush	{d8-d10}
 8011618:	b089      	sub	sp, #36	; 0x24
 801161a:	ed8d 1b00 	vstr	d1, [sp]
 801161e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011622:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011626:	ea58 0102 	orrs.w	r1, r8, r2
 801162a:	ec57 6b10 	vmov	r6, r7, d0
 801162e:	d115      	bne.n	801165c <__ieee754_pow+0x4c>
 8011630:	19b3      	adds	r3, r6, r6
 8011632:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8011636:	4152      	adcs	r2, r2
 8011638:	4299      	cmp	r1, r3
 801163a:	4b89      	ldr	r3, [pc, #548]	; (8011860 <__ieee754_pow+0x250>)
 801163c:	4193      	sbcs	r3, r2
 801163e:	f080 84d1 	bcs.w	8011fe4 <__ieee754_pow+0x9d4>
 8011642:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011646:	4630      	mov	r0, r6
 8011648:	4639      	mov	r1, r7
 801164a:	f7ee fe8f 	bl	800036c <__adddf3>
 801164e:	ec41 0b10 	vmov	d0, r0, r1
 8011652:	b009      	add	sp, #36	; 0x24
 8011654:	ecbd 8b06 	vpop	{d8-d10}
 8011658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801165c:	4b81      	ldr	r3, [pc, #516]	; (8011864 <__ieee754_pow+0x254>)
 801165e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011662:	429c      	cmp	r4, r3
 8011664:	ee10 aa10 	vmov	sl, s0
 8011668:	463d      	mov	r5, r7
 801166a:	dc06      	bgt.n	801167a <__ieee754_pow+0x6a>
 801166c:	d101      	bne.n	8011672 <__ieee754_pow+0x62>
 801166e:	2e00      	cmp	r6, #0
 8011670:	d1e7      	bne.n	8011642 <__ieee754_pow+0x32>
 8011672:	4598      	cmp	r8, r3
 8011674:	dc01      	bgt.n	801167a <__ieee754_pow+0x6a>
 8011676:	d10f      	bne.n	8011698 <__ieee754_pow+0x88>
 8011678:	b172      	cbz	r2, 8011698 <__ieee754_pow+0x88>
 801167a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801167e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8011682:	ea55 050a 	orrs.w	r5, r5, sl
 8011686:	d1dc      	bne.n	8011642 <__ieee754_pow+0x32>
 8011688:	e9dd 3200 	ldrd	r3, r2, [sp]
 801168c:	18db      	adds	r3, r3, r3
 801168e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8011692:	4152      	adcs	r2, r2
 8011694:	429d      	cmp	r5, r3
 8011696:	e7d0      	b.n	801163a <__ieee754_pow+0x2a>
 8011698:	2d00      	cmp	r5, #0
 801169a:	da3b      	bge.n	8011714 <__ieee754_pow+0x104>
 801169c:	4b72      	ldr	r3, [pc, #456]	; (8011868 <__ieee754_pow+0x258>)
 801169e:	4598      	cmp	r8, r3
 80116a0:	dc51      	bgt.n	8011746 <__ieee754_pow+0x136>
 80116a2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80116a6:	4598      	cmp	r8, r3
 80116a8:	f340 84ab 	ble.w	8012002 <__ieee754_pow+0x9f2>
 80116ac:	ea4f 5328 	mov.w	r3, r8, asr #20
 80116b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80116b4:	2b14      	cmp	r3, #20
 80116b6:	dd0f      	ble.n	80116d8 <__ieee754_pow+0xc8>
 80116b8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80116bc:	fa22 f103 	lsr.w	r1, r2, r3
 80116c0:	fa01 f303 	lsl.w	r3, r1, r3
 80116c4:	4293      	cmp	r3, r2
 80116c6:	f040 849c 	bne.w	8012002 <__ieee754_pow+0x9f2>
 80116ca:	f001 0101 	and.w	r1, r1, #1
 80116ce:	f1c1 0302 	rsb	r3, r1, #2
 80116d2:	9304      	str	r3, [sp, #16]
 80116d4:	b182      	cbz	r2, 80116f8 <__ieee754_pow+0xe8>
 80116d6:	e05f      	b.n	8011798 <__ieee754_pow+0x188>
 80116d8:	2a00      	cmp	r2, #0
 80116da:	d15b      	bne.n	8011794 <__ieee754_pow+0x184>
 80116dc:	f1c3 0314 	rsb	r3, r3, #20
 80116e0:	fa48 f103 	asr.w	r1, r8, r3
 80116e4:	fa01 f303 	lsl.w	r3, r1, r3
 80116e8:	4543      	cmp	r3, r8
 80116ea:	f040 8487 	bne.w	8011ffc <__ieee754_pow+0x9ec>
 80116ee:	f001 0101 	and.w	r1, r1, #1
 80116f2:	f1c1 0302 	rsb	r3, r1, #2
 80116f6:	9304      	str	r3, [sp, #16]
 80116f8:	4b5c      	ldr	r3, [pc, #368]	; (801186c <__ieee754_pow+0x25c>)
 80116fa:	4598      	cmp	r8, r3
 80116fc:	d132      	bne.n	8011764 <__ieee754_pow+0x154>
 80116fe:	f1b9 0f00 	cmp.w	r9, #0
 8011702:	f280 8477 	bge.w	8011ff4 <__ieee754_pow+0x9e4>
 8011706:	4959      	ldr	r1, [pc, #356]	; (801186c <__ieee754_pow+0x25c>)
 8011708:	4632      	mov	r2, r6
 801170a:	463b      	mov	r3, r7
 801170c:	2000      	movs	r0, #0
 801170e:	f7ef f90d 	bl	800092c <__aeabi_ddiv>
 8011712:	e79c      	b.n	801164e <__ieee754_pow+0x3e>
 8011714:	2300      	movs	r3, #0
 8011716:	9304      	str	r3, [sp, #16]
 8011718:	2a00      	cmp	r2, #0
 801171a:	d13d      	bne.n	8011798 <__ieee754_pow+0x188>
 801171c:	4b51      	ldr	r3, [pc, #324]	; (8011864 <__ieee754_pow+0x254>)
 801171e:	4598      	cmp	r8, r3
 8011720:	d1ea      	bne.n	80116f8 <__ieee754_pow+0xe8>
 8011722:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011726:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801172a:	ea53 030a 	orrs.w	r3, r3, sl
 801172e:	f000 8459 	beq.w	8011fe4 <__ieee754_pow+0x9d4>
 8011732:	4b4f      	ldr	r3, [pc, #316]	; (8011870 <__ieee754_pow+0x260>)
 8011734:	429c      	cmp	r4, r3
 8011736:	dd08      	ble.n	801174a <__ieee754_pow+0x13a>
 8011738:	f1b9 0f00 	cmp.w	r9, #0
 801173c:	f2c0 8456 	blt.w	8011fec <__ieee754_pow+0x9dc>
 8011740:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011744:	e783      	b.n	801164e <__ieee754_pow+0x3e>
 8011746:	2302      	movs	r3, #2
 8011748:	e7e5      	b.n	8011716 <__ieee754_pow+0x106>
 801174a:	f1b9 0f00 	cmp.w	r9, #0
 801174e:	f04f 0000 	mov.w	r0, #0
 8011752:	f04f 0100 	mov.w	r1, #0
 8011756:	f6bf af7a 	bge.w	801164e <__ieee754_pow+0x3e>
 801175a:	e9dd 0300 	ldrd	r0, r3, [sp]
 801175e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011762:	e774      	b.n	801164e <__ieee754_pow+0x3e>
 8011764:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011768:	d106      	bne.n	8011778 <__ieee754_pow+0x168>
 801176a:	4632      	mov	r2, r6
 801176c:	463b      	mov	r3, r7
 801176e:	4630      	mov	r0, r6
 8011770:	4639      	mov	r1, r7
 8011772:	f7ee ffb1 	bl	80006d8 <__aeabi_dmul>
 8011776:	e76a      	b.n	801164e <__ieee754_pow+0x3e>
 8011778:	4b3e      	ldr	r3, [pc, #248]	; (8011874 <__ieee754_pow+0x264>)
 801177a:	4599      	cmp	r9, r3
 801177c:	d10c      	bne.n	8011798 <__ieee754_pow+0x188>
 801177e:	2d00      	cmp	r5, #0
 8011780:	db0a      	blt.n	8011798 <__ieee754_pow+0x188>
 8011782:	ec47 6b10 	vmov	d0, r6, r7
 8011786:	b009      	add	sp, #36	; 0x24
 8011788:	ecbd 8b06 	vpop	{d8-d10}
 801178c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011790:	f7ff be1a 	b.w	80113c8 <__ieee754_sqrt>
 8011794:	2300      	movs	r3, #0
 8011796:	9304      	str	r3, [sp, #16]
 8011798:	ec47 6b10 	vmov	d0, r6, r7
 801179c:	f000 fc62 	bl	8012064 <fabs>
 80117a0:	ec51 0b10 	vmov	r0, r1, d0
 80117a4:	f1ba 0f00 	cmp.w	sl, #0
 80117a8:	d129      	bne.n	80117fe <__ieee754_pow+0x1ee>
 80117aa:	b124      	cbz	r4, 80117b6 <__ieee754_pow+0x1a6>
 80117ac:	4b2f      	ldr	r3, [pc, #188]	; (801186c <__ieee754_pow+0x25c>)
 80117ae:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80117b2:	429a      	cmp	r2, r3
 80117b4:	d123      	bne.n	80117fe <__ieee754_pow+0x1ee>
 80117b6:	f1b9 0f00 	cmp.w	r9, #0
 80117ba:	da05      	bge.n	80117c8 <__ieee754_pow+0x1b8>
 80117bc:	4602      	mov	r2, r0
 80117be:	460b      	mov	r3, r1
 80117c0:	2000      	movs	r0, #0
 80117c2:	492a      	ldr	r1, [pc, #168]	; (801186c <__ieee754_pow+0x25c>)
 80117c4:	f7ef f8b2 	bl	800092c <__aeabi_ddiv>
 80117c8:	2d00      	cmp	r5, #0
 80117ca:	f6bf af40 	bge.w	801164e <__ieee754_pow+0x3e>
 80117ce:	9b04      	ldr	r3, [sp, #16]
 80117d0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80117d4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80117d8:	431c      	orrs	r4, r3
 80117da:	d108      	bne.n	80117ee <__ieee754_pow+0x1de>
 80117dc:	4602      	mov	r2, r0
 80117de:	460b      	mov	r3, r1
 80117e0:	4610      	mov	r0, r2
 80117e2:	4619      	mov	r1, r3
 80117e4:	f7ee fdc0 	bl	8000368 <__aeabi_dsub>
 80117e8:	4602      	mov	r2, r0
 80117ea:	460b      	mov	r3, r1
 80117ec:	e78f      	b.n	801170e <__ieee754_pow+0xfe>
 80117ee:	9b04      	ldr	r3, [sp, #16]
 80117f0:	2b01      	cmp	r3, #1
 80117f2:	f47f af2c 	bne.w	801164e <__ieee754_pow+0x3e>
 80117f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80117fa:	4619      	mov	r1, r3
 80117fc:	e727      	b.n	801164e <__ieee754_pow+0x3e>
 80117fe:	0feb      	lsrs	r3, r5, #31
 8011800:	3b01      	subs	r3, #1
 8011802:	9306      	str	r3, [sp, #24]
 8011804:	9a06      	ldr	r2, [sp, #24]
 8011806:	9b04      	ldr	r3, [sp, #16]
 8011808:	4313      	orrs	r3, r2
 801180a:	d102      	bne.n	8011812 <__ieee754_pow+0x202>
 801180c:	4632      	mov	r2, r6
 801180e:	463b      	mov	r3, r7
 8011810:	e7e6      	b.n	80117e0 <__ieee754_pow+0x1d0>
 8011812:	4b19      	ldr	r3, [pc, #100]	; (8011878 <__ieee754_pow+0x268>)
 8011814:	4598      	cmp	r8, r3
 8011816:	f340 80fb 	ble.w	8011a10 <__ieee754_pow+0x400>
 801181a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801181e:	4598      	cmp	r8, r3
 8011820:	4b13      	ldr	r3, [pc, #76]	; (8011870 <__ieee754_pow+0x260>)
 8011822:	dd0c      	ble.n	801183e <__ieee754_pow+0x22e>
 8011824:	429c      	cmp	r4, r3
 8011826:	dc0f      	bgt.n	8011848 <__ieee754_pow+0x238>
 8011828:	f1b9 0f00 	cmp.w	r9, #0
 801182c:	da0f      	bge.n	801184e <__ieee754_pow+0x23e>
 801182e:	2000      	movs	r0, #0
 8011830:	b009      	add	sp, #36	; 0x24
 8011832:	ecbd 8b06 	vpop	{d8-d10}
 8011836:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801183a:	f000 bcc2 	b.w	80121c2 <__math_oflow>
 801183e:	429c      	cmp	r4, r3
 8011840:	dbf2      	blt.n	8011828 <__ieee754_pow+0x218>
 8011842:	4b0a      	ldr	r3, [pc, #40]	; (801186c <__ieee754_pow+0x25c>)
 8011844:	429c      	cmp	r4, r3
 8011846:	dd19      	ble.n	801187c <__ieee754_pow+0x26c>
 8011848:	f1b9 0f00 	cmp.w	r9, #0
 801184c:	dcef      	bgt.n	801182e <__ieee754_pow+0x21e>
 801184e:	2000      	movs	r0, #0
 8011850:	b009      	add	sp, #36	; 0x24
 8011852:	ecbd 8b06 	vpop	{d8-d10}
 8011856:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801185a:	f000 bca9 	b.w	80121b0 <__math_uflow>
 801185e:	bf00      	nop
 8011860:	fff00000 	.word	0xfff00000
 8011864:	7ff00000 	.word	0x7ff00000
 8011868:	433fffff 	.word	0x433fffff
 801186c:	3ff00000 	.word	0x3ff00000
 8011870:	3fefffff 	.word	0x3fefffff
 8011874:	3fe00000 	.word	0x3fe00000
 8011878:	41e00000 	.word	0x41e00000
 801187c:	4b60      	ldr	r3, [pc, #384]	; (8011a00 <__ieee754_pow+0x3f0>)
 801187e:	2200      	movs	r2, #0
 8011880:	f7ee fd72 	bl	8000368 <__aeabi_dsub>
 8011884:	a354      	add	r3, pc, #336	; (adr r3, 80119d8 <__ieee754_pow+0x3c8>)
 8011886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801188a:	4604      	mov	r4, r0
 801188c:	460d      	mov	r5, r1
 801188e:	f7ee ff23 	bl	80006d8 <__aeabi_dmul>
 8011892:	a353      	add	r3, pc, #332	; (adr r3, 80119e0 <__ieee754_pow+0x3d0>)
 8011894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011898:	4606      	mov	r6, r0
 801189a:	460f      	mov	r7, r1
 801189c:	4620      	mov	r0, r4
 801189e:	4629      	mov	r1, r5
 80118a0:	f7ee ff1a 	bl	80006d8 <__aeabi_dmul>
 80118a4:	4b57      	ldr	r3, [pc, #348]	; (8011a04 <__ieee754_pow+0x3f4>)
 80118a6:	4682      	mov	sl, r0
 80118a8:	468b      	mov	fp, r1
 80118aa:	2200      	movs	r2, #0
 80118ac:	4620      	mov	r0, r4
 80118ae:	4629      	mov	r1, r5
 80118b0:	f7ee ff12 	bl	80006d8 <__aeabi_dmul>
 80118b4:	4602      	mov	r2, r0
 80118b6:	460b      	mov	r3, r1
 80118b8:	a14b      	add	r1, pc, #300	; (adr r1, 80119e8 <__ieee754_pow+0x3d8>)
 80118ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80118be:	f7ee fd53 	bl	8000368 <__aeabi_dsub>
 80118c2:	4622      	mov	r2, r4
 80118c4:	462b      	mov	r3, r5
 80118c6:	f7ee ff07 	bl	80006d8 <__aeabi_dmul>
 80118ca:	4602      	mov	r2, r0
 80118cc:	460b      	mov	r3, r1
 80118ce:	2000      	movs	r0, #0
 80118d0:	494d      	ldr	r1, [pc, #308]	; (8011a08 <__ieee754_pow+0x3f8>)
 80118d2:	f7ee fd49 	bl	8000368 <__aeabi_dsub>
 80118d6:	4622      	mov	r2, r4
 80118d8:	4680      	mov	r8, r0
 80118da:	4689      	mov	r9, r1
 80118dc:	462b      	mov	r3, r5
 80118de:	4620      	mov	r0, r4
 80118e0:	4629      	mov	r1, r5
 80118e2:	f7ee fef9 	bl	80006d8 <__aeabi_dmul>
 80118e6:	4602      	mov	r2, r0
 80118e8:	460b      	mov	r3, r1
 80118ea:	4640      	mov	r0, r8
 80118ec:	4649      	mov	r1, r9
 80118ee:	f7ee fef3 	bl	80006d8 <__aeabi_dmul>
 80118f2:	a33f      	add	r3, pc, #252	; (adr r3, 80119f0 <__ieee754_pow+0x3e0>)
 80118f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118f8:	f7ee feee 	bl	80006d8 <__aeabi_dmul>
 80118fc:	4602      	mov	r2, r0
 80118fe:	460b      	mov	r3, r1
 8011900:	4650      	mov	r0, sl
 8011902:	4659      	mov	r1, fp
 8011904:	f7ee fd30 	bl	8000368 <__aeabi_dsub>
 8011908:	4602      	mov	r2, r0
 801190a:	460b      	mov	r3, r1
 801190c:	4680      	mov	r8, r0
 801190e:	4689      	mov	r9, r1
 8011910:	4630      	mov	r0, r6
 8011912:	4639      	mov	r1, r7
 8011914:	f7ee fd2a 	bl	800036c <__adddf3>
 8011918:	2000      	movs	r0, #0
 801191a:	4632      	mov	r2, r6
 801191c:	463b      	mov	r3, r7
 801191e:	4604      	mov	r4, r0
 8011920:	460d      	mov	r5, r1
 8011922:	f7ee fd21 	bl	8000368 <__aeabi_dsub>
 8011926:	4602      	mov	r2, r0
 8011928:	460b      	mov	r3, r1
 801192a:	4640      	mov	r0, r8
 801192c:	4649      	mov	r1, r9
 801192e:	f7ee fd1b 	bl	8000368 <__aeabi_dsub>
 8011932:	9b04      	ldr	r3, [sp, #16]
 8011934:	9a06      	ldr	r2, [sp, #24]
 8011936:	3b01      	subs	r3, #1
 8011938:	4313      	orrs	r3, r2
 801193a:	4682      	mov	sl, r0
 801193c:	468b      	mov	fp, r1
 801193e:	f040 81e7 	bne.w	8011d10 <__ieee754_pow+0x700>
 8011942:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80119f8 <__ieee754_pow+0x3e8>
 8011946:	eeb0 8a47 	vmov.f32	s16, s14
 801194a:	eef0 8a67 	vmov.f32	s17, s15
 801194e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011952:	2600      	movs	r6, #0
 8011954:	4632      	mov	r2, r6
 8011956:	463b      	mov	r3, r7
 8011958:	e9dd 0100 	ldrd	r0, r1, [sp]
 801195c:	f7ee fd04 	bl	8000368 <__aeabi_dsub>
 8011960:	4622      	mov	r2, r4
 8011962:	462b      	mov	r3, r5
 8011964:	f7ee feb8 	bl	80006d8 <__aeabi_dmul>
 8011968:	e9dd 2300 	ldrd	r2, r3, [sp]
 801196c:	4680      	mov	r8, r0
 801196e:	4689      	mov	r9, r1
 8011970:	4650      	mov	r0, sl
 8011972:	4659      	mov	r1, fp
 8011974:	f7ee feb0 	bl	80006d8 <__aeabi_dmul>
 8011978:	4602      	mov	r2, r0
 801197a:	460b      	mov	r3, r1
 801197c:	4640      	mov	r0, r8
 801197e:	4649      	mov	r1, r9
 8011980:	f7ee fcf4 	bl	800036c <__adddf3>
 8011984:	4632      	mov	r2, r6
 8011986:	463b      	mov	r3, r7
 8011988:	4680      	mov	r8, r0
 801198a:	4689      	mov	r9, r1
 801198c:	4620      	mov	r0, r4
 801198e:	4629      	mov	r1, r5
 8011990:	f7ee fea2 	bl	80006d8 <__aeabi_dmul>
 8011994:	460b      	mov	r3, r1
 8011996:	4604      	mov	r4, r0
 8011998:	460d      	mov	r5, r1
 801199a:	4602      	mov	r2, r0
 801199c:	4649      	mov	r1, r9
 801199e:	4640      	mov	r0, r8
 80119a0:	f7ee fce4 	bl	800036c <__adddf3>
 80119a4:	4b19      	ldr	r3, [pc, #100]	; (8011a0c <__ieee754_pow+0x3fc>)
 80119a6:	4299      	cmp	r1, r3
 80119a8:	ec45 4b19 	vmov	d9, r4, r5
 80119ac:	4606      	mov	r6, r0
 80119ae:	460f      	mov	r7, r1
 80119b0:	468b      	mov	fp, r1
 80119b2:	f340 82f0 	ble.w	8011f96 <__ieee754_pow+0x986>
 80119b6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80119ba:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80119be:	4303      	orrs	r3, r0
 80119c0:	f000 81e4 	beq.w	8011d8c <__ieee754_pow+0x77c>
 80119c4:	ec51 0b18 	vmov	r0, r1, d8
 80119c8:	2200      	movs	r2, #0
 80119ca:	2300      	movs	r3, #0
 80119cc:	f7ef f8f6 	bl	8000bbc <__aeabi_dcmplt>
 80119d0:	3800      	subs	r0, #0
 80119d2:	bf18      	it	ne
 80119d4:	2001      	movne	r0, #1
 80119d6:	e72b      	b.n	8011830 <__ieee754_pow+0x220>
 80119d8:	60000000 	.word	0x60000000
 80119dc:	3ff71547 	.word	0x3ff71547
 80119e0:	f85ddf44 	.word	0xf85ddf44
 80119e4:	3e54ae0b 	.word	0x3e54ae0b
 80119e8:	55555555 	.word	0x55555555
 80119ec:	3fd55555 	.word	0x3fd55555
 80119f0:	652b82fe 	.word	0x652b82fe
 80119f4:	3ff71547 	.word	0x3ff71547
 80119f8:	00000000 	.word	0x00000000
 80119fc:	bff00000 	.word	0xbff00000
 8011a00:	3ff00000 	.word	0x3ff00000
 8011a04:	3fd00000 	.word	0x3fd00000
 8011a08:	3fe00000 	.word	0x3fe00000
 8011a0c:	408fffff 	.word	0x408fffff
 8011a10:	4bd5      	ldr	r3, [pc, #852]	; (8011d68 <__ieee754_pow+0x758>)
 8011a12:	402b      	ands	r3, r5
 8011a14:	2200      	movs	r2, #0
 8011a16:	b92b      	cbnz	r3, 8011a24 <__ieee754_pow+0x414>
 8011a18:	4bd4      	ldr	r3, [pc, #848]	; (8011d6c <__ieee754_pow+0x75c>)
 8011a1a:	f7ee fe5d 	bl	80006d8 <__aeabi_dmul>
 8011a1e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011a22:	460c      	mov	r4, r1
 8011a24:	1523      	asrs	r3, r4, #20
 8011a26:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011a2a:	4413      	add	r3, r2
 8011a2c:	9305      	str	r3, [sp, #20]
 8011a2e:	4bd0      	ldr	r3, [pc, #832]	; (8011d70 <__ieee754_pow+0x760>)
 8011a30:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011a34:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011a38:	429c      	cmp	r4, r3
 8011a3a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011a3e:	dd08      	ble.n	8011a52 <__ieee754_pow+0x442>
 8011a40:	4bcc      	ldr	r3, [pc, #816]	; (8011d74 <__ieee754_pow+0x764>)
 8011a42:	429c      	cmp	r4, r3
 8011a44:	f340 8162 	ble.w	8011d0c <__ieee754_pow+0x6fc>
 8011a48:	9b05      	ldr	r3, [sp, #20]
 8011a4a:	3301      	adds	r3, #1
 8011a4c:	9305      	str	r3, [sp, #20]
 8011a4e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8011a52:	2400      	movs	r4, #0
 8011a54:	00e3      	lsls	r3, r4, #3
 8011a56:	9307      	str	r3, [sp, #28]
 8011a58:	4bc7      	ldr	r3, [pc, #796]	; (8011d78 <__ieee754_pow+0x768>)
 8011a5a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011a5e:	ed93 7b00 	vldr	d7, [r3]
 8011a62:	4629      	mov	r1, r5
 8011a64:	ec53 2b17 	vmov	r2, r3, d7
 8011a68:	eeb0 9a47 	vmov.f32	s18, s14
 8011a6c:	eef0 9a67 	vmov.f32	s19, s15
 8011a70:	4682      	mov	sl, r0
 8011a72:	f7ee fc79 	bl	8000368 <__aeabi_dsub>
 8011a76:	4652      	mov	r2, sl
 8011a78:	4606      	mov	r6, r0
 8011a7a:	460f      	mov	r7, r1
 8011a7c:	462b      	mov	r3, r5
 8011a7e:	ec51 0b19 	vmov	r0, r1, d9
 8011a82:	f7ee fc73 	bl	800036c <__adddf3>
 8011a86:	4602      	mov	r2, r0
 8011a88:	460b      	mov	r3, r1
 8011a8a:	2000      	movs	r0, #0
 8011a8c:	49bb      	ldr	r1, [pc, #748]	; (8011d7c <__ieee754_pow+0x76c>)
 8011a8e:	f7ee ff4d 	bl	800092c <__aeabi_ddiv>
 8011a92:	ec41 0b1a 	vmov	d10, r0, r1
 8011a96:	4602      	mov	r2, r0
 8011a98:	460b      	mov	r3, r1
 8011a9a:	4630      	mov	r0, r6
 8011a9c:	4639      	mov	r1, r7
 8011a9e:	f7ee fe1b 	bl	80006d8 <__aeabi_dmul>
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011aa8:	9302      	str	r3, [sp, #8]
 8011aaa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011aae:	46ab      	mov	fp, r5
 8011ab0:	106d      	asrs	r5, r5, #1
 8011ab2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011ab6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011aba:	ec41 0b18 	vmov	d8, r0, r1
 8011abe:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	4640      	mov	r0, r8
 8011ac6:	4649      	mov	r1, r9
 8011ac8:	4614      	mov	r4, r2
 8011aca:	461d      	mov	r5, r3
 8011acc:	f7ee fe04 	bl	80006d8 <__aeabi_dmul>
 8011ad0:	4602      	mov	r2, r0
 8011ad2:	460b      	mov	r3, r1
 8011ad4:	4630      	mov	r0, r6
 8011ad6:	4639      	mov	r1, r7
 8011ad8:	f7ee fc46 	bl	8000368 <__aeabi_dsub>
 8011adc:	ec53 2b19 	vmov	r2, r3, d9
 8011ae0:	4606      	mov	r6, r0
 8011ae2:	460f      	mov	r7, r1
 8011ae4:	4620      	mov	r0, r4
 8011ae6:	4629      	mov	r1, r5
 8011ae8:	f7ee fc3e 	bl	8000368 <__aeabi_dsub>
 8011aec:	4602      	mov	r2, r0
 8011aee:	460b      	mov	r3, r1
 8011af0:	4650      	mov	r0, sl
 8011af2:	4659      	mov	r1, fp
 8011af4:	f7ee fc38 	bl	8000368 <__aeabi_dsub>
 8011af8:	4642      	mov	r2, r8
 8011afa:	464b      	mov	r3, r9
 8011afc:	f7ee fdec 	bl	80006d8 <__aeabi_dmul>
 8011b00:	4602      	mov	r2, r0
 8011b02:	460b      	mov	r3, r1
 8011b04:	4630      	mov	r0, r6
 8011b06:	4639      	mov	r1, r7
 8011b08:	f7ee fc2e 	bl	8000368 <__aeabi_dsub>
 8011b0c:	ec53 2b1a 	vmov	r2, r3, d10
 8011b10:	f7ee fde2 	bl	80006d8 <__aeabi_dmul>
 8011b14:	ec53 2b18 	vmov	r2, r3, d8
 8011b18:	ec41 0b19 	vmov	d9, r0, r1
 8011b1c:	ec51 0b18 	vmov	r0, r1, d8
 8011b20:	f7ee fdda 	bl	80006d8 <__aeabi_dmul>
 8011b24:	a37c      	add	r3, pc, #496	; (adr r3, 8011d18 <__ieee754_pow+0x708>)
 8011b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b2a:	4604      	mov	r4, r0
 8011b2c:	460d      	mov	r5, r1
 8011b2e:	f7ee fdd3 	bl	80006d8 <__aeabi_dmul>
 8011b32:	a37b      	add	r3, pc, #492	; (adr r3, 8011d20 <__ieee754_pow+0x710>)
 8011b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b38:	f7ee fc18 	bl	800036c <__adddf3>
 8011b3c:	4622      	mov	r2, r4
 8011b3e:	462b      	mov	r3, r5
 8011b40:	f7ee fdca 	bl	80006d8 <__aeabi_dmul>
 8011b44:	a378      	add	r3, pc, #480	; (adr r3, 8011d28 <__ieee754_pow+0x718>)
 8011b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b4a:	f7ee fc0f 	bl	800036c <__adddf3>
 8011b4e:	4622      	mov	r2, r4
 8011b50:	462b      	mov	r3, r5
 8011b52:	f7ee fdc1 	bl	80006d8 <__aeabi_dmul>
 8011b56:	a376      	add	r3, pc, #472	; (adr r3, 8011d30 <__ieee754_pow+0x720>)
 8011b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b5c:	f7ee fc06 	bl	800036c <__adddf3>
 8011b60:	4622      	mov	r2, r4
 8011b62:	462b      	mov	r3, r5
 8011b64:	f7ee fdb8 	bl	80006d8 <__aeabi_dmul>
 8011b68:	a373      	add	r3, pc, #460	; (adr r3, 8011d38 <__ieee754_pow+0x728>)
 8011b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b6e:	f7ee fbfd 	bl	800036c <__adddf3>
 8011b72:	4622      	mov	r2, r4
 8011b74:	462b      	mov	r3, r5
 8011b76:	f7ee fdaf 	bl	80006d8 <__aeabi_dmul>
 8011b7a:	a371      	add	r3, pc, #452	; (adr r3, 8011d40 <__ieee754_pow+0x730>)
 8011b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b80:	f7ee fbf4 	bl	800036c <__adddf3>
 8011b84:	4622      	mov	r2, r4
 8011b86:	4606      	mov	r6, r0
 8011b88:	460f      	mov	r7, r1
 8011b8a:	462b      	mov	r3, r5
 8011b8c:	4620      	mov	r0, r4
 8011b8e:	4629      	mov	r1, r5
 8011b90:	f7ee fda2 	bl	80006d8 <__aeabi_dmul>
 8011b94:	4602      	mov	r2, r0
 8011b96:	460b      	mov	r3, r1
 8011b98:	4630      	mov	r0, r6
 8011b9a:	4639      	mov	r1, r7
 8011b9c:	f7ee fd9c 	bl	80006d8 <__aeabi_dmul>
 8011ba0:	4642      	mov	r2, r8
 8011ba2:	4604      	mov	r4, r0
 8011ba4:	460d      	mov	r5, r1
 8011ba6:	464b      	mov	r3, r9
 8011ba8:	ec51 0b18 	vmov	r0, r1, d8
 8011bac:	f7ee fbde 	bl	800036c <__adddf3>
 8011bb0:	ec53 2b19 	vmov	r2, r3, d9
 8011bb4:	f7ee fd90 	bl	80006d8 <__aeabi_dmul>
 8011bb8:	4622      	mov	r2, r4
 8011bba:	462b      	mov	r3, r5
 8011bbc:	f7ee fbd6 	bl	800036c <__adddf3>
 8011bc0:	4642      	mov	r2, r8
 8011bc2:	4682      	mov	sl, r0
 8011bc4:	468b      	mov	fp, r1
 8011bc6:	464b      	mov	r3, r9
 8011bc8:	4640      	mov	r0, r8
 8011bca:	4649      	mov	r1, r9
 8011bcc:	f7ee fd84 	bl	80006d8 <__aeabi_dmul>
 8011bd0:	4b6b      	ldr	r3, [pc, #428]	; (8011d80 <__ieee754_pow+0x770>)
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	4606      	mov	r6, r0
 8011bd6:	460f      	mov	r7, r1
 8011bd8:	f7ee fbc8 	bl	800036c <__adddf3>
 8011bdc:	4652      	mov	r2, sl
 8011bde:	465b      	mov	r3, fp
 8011be0:	f7ee fbc4 	bl	800036c <__adddf3>
 8011be4:	2000      	movs	r0, #0
 8011be6:	4604      	mov	r4, r0
 8011be8:	460d      	mov	r5, r1
 8011bea:	4602      	mov	r2, r0
 8011bec:	460b      	mov	r3, r1
 8011bee:	4640      	mov	r0, r8
 8011bf0:	4649      	mov	r1, r9
 8011bf2:	f7ee fd71 	bl	80006d8 <__aeabi_dmul>
 8011bf6:	4b62      	ldr	r3, [pc, #392]	; (8011d80 <__ieee754_pow+0x770>)
 8011bf8:	4680      	mov	r8, r0
 8011bfa:	4689      	mov	r9, r1
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	4620      	mov	r0, r4
 8011c00:	4629      	mov	r1, r5
 8011c02:	f7ee fbb1 	bl	8000368 <__aeabi_dsub>
 8011c06:	4632      	mov	r2, r6
 8011c08:	463b      	mov	r3, r7
 8011c0a:	f7ee fbad 	bl	8000368 <__aeabi_dsub>
 8011c0e:	4602      	mov	r2, r0
 8011c10:	460b      	mov	r3, r1
 8011c12:	4650      	mov	r0, sl
 8011c14:	4659      	mov	r1, fp
 8011c16:	f7ee fba7 	bl	8000368 <__aeabi_dsub>
 8011c1a:	ec53 2b18 	vmov	r2, r3, d8
 8011c1e:	f7ee fd5b 	bl	80006d8 <__aeabi_dmul>
 8011c22:	4622      	mov	r2, r4
 8011c24:	4606      	mov	r6, r0
 8011c26:	460f      	mov	r7, r1
 8011c28:	462b      	mov	r3, r5
 8011c2a:	ec51 0b19 	vmov	r0, r1, d9
 8011c2e:	f7ee fd53 	bl	80006d8 <__aeabi_dmul>
 8011c32:	4602      	mov	r2, r0
 8011c34:	460b      	mov	r3, r1
 8011c36:	4630      	mov	r0, r6
 8011c38:	4639      	mov	r1, r7
 8011c3a:	f7ee fb97 	bl	800036c <__adddf3>
 8011c3e:	4606      	mov	r6, r0
 8011c40:	460f      	mov	r7, r1
 8011c42:	4602      	mov	r2, r0
 8011c44:	460b      	mov	r3, r1
 8011c46:	4640      	mov	r0, r8
 8011c48:	4649      	mov	r1, r9
 8011c4a:	f7ee fb8f 	bl	800036c <__adddf3>
 8011c4e:	a33e      	add	r3, pc, #248	; (adr r3, 8011d48 <__ieee754_pow+0x738>)
 8011c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c54:	2000      	movs	r0, #0
 8011c56:	4604      	mov	r4, r0
 8011c58:	460d      	mov	r5, r1
 8011c5a:	f7ee fd3d 	bl	80006d8 <__aeabi_dmul>
 8011c5e:	4642      	mov	r2, r8
 8011c60:	ec41 0b18 	vmov	d8, r0, r1
 8011c64:	464b      	mov	r3, r9
 8011c66:	4620      	mov	r0, r4
 8011c68:	4629      	mov	r1, r5
 8011c6a:	f7ee fb7d 	bl	8000368 <__aeabi_dsub>
 8011c6e:	4602      	mov	r2, r0
 8011c70:	460b      	mov	r3, r1
 8011c72:	4630      	mov	r0, r6
 8011c74:	4639      	mov	r1, r7
 8011c76:	f7ee fb77 	bl	8000368 <__aeabi_dsub>
 8011c7a:	a335      	add	r3, pc, #212	; (adr r3, 8011d50 <__ieee754_pow+0x740>)
 8011c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c80:	f7ee fd2a 	bl	80006d8 <__aeabi_dmul>
 8011c84:	a334      	add	r3, pc, #208	; (adr r3, 8011d58 <__ieee754_pow+0x748>)
 8011c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c8a:	4606      	mov	r6, r0
 8011c8c:	460f      	mov	r7, r1
 8011c8e:	4620      	mov	r0, r4
 8011c90:	4629      	mov	r1, r5
 8011c92:	f7ee fd21 	bl	80006d8 <__aeabi_dmul>
 8011c96:	4602      	mov	r2, r0
 8011c98:	460b      	mov	r3, r1
 8011c9a:	4630      	mov	r0, r6
 8011c9c:	4639      	mov	r1, r7
 8011c9e:	f7ee fb65 	bl	800036c <__adddf3>
 8011ca2:	9a07      	ldr	r2, [sp, #28]
 8011ca4:	4b37      	ldr	r3, [pc, #220]	; (8011d84 <__ieee754_pow+0x774>)
 8011ca6:	4413      	add	r3, r2
 8011ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cac:	f7ee fb5e 	bl	800036c <__adddf3>
 8011cb0:	4682      	mov	sl, r0
 8011cb2:	9805      	ldr	r0, [sp, #20]
 8011cb4:	468b      	mov	fp, r1
 8011cb6:	f7ee fca5 	bl	8000604 <__aeabi_i2d>
 8011cba:	9a07      	ldr	r2, [sp, #28]
 8011cbc:	4b32      	ldr	r3, [pc, #200]	; (8011d88 <__ieee754_pow+0x778>)
 8011cbe:	4413      	add	r3, r2
 8011cc0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011cc4:	4606      	mov	r6, r0
 8011cc6:	460f      	mov	r7, r1
 8011cc8:	4652      	mov	r2, sl
 8011cca:	465b      	mov	r3, fp
 8011ccc:	ec51 0b18 	vmov	r0, r1, d8
 8011cd0:	f7ee fb4c 	bl	800036c <__adddf3>
 8011cd4:	4642      	mov	r2, r8
 8011cd6:	464b      	mov	r3, r9
 8011cd8:	f7ee fb48 	bl	800036c <__adddf3>
 8011cdc:	4632      	mov	r2, r6
 8011cde:	463b      	mov	r3, r7
 8011ce0:	f7ee fb44 	bl	800036c <__adddf3>
 8011ce4:	2000      	movs	r0, #0
 8011ce6:	4632      	mov	r2, r6
 8011ce8:	463b      	mov	r3, r7
 8011cea:	4604      	mov	r4, r0
 8011cec:	460d      	mov	r5, r1
 8011cee:	f7ee fb3b 	bl	8000368 <__aeabi_dsub>
 8011cf2:	4642      	mov	r2, r8
 8011cf4:	464b      	mov	r3, r9
 8011cf6:	f7ee fb37 	bl	8000368 <__aeabi_dsub>
 8011cfa:	ec53 2b18 	vmov	r2, r3, d8
 8011cfe:	f7ee fb33 	bl	8000368 <__aeabi_dsub>
 8011d02:	4602      	mov	r2, r0
 8011d04:	460b      	mov	r3, r1
 8011d06:	4650      	mov	r0, sl
 8011d08:	4659      	mov	r1, fp
 8011d0a:	e610      	b.n	801192e <__ieee754_pow+0x31e>
 8011d0c:	2401      	movs	r4, #1
 8011d0e:	e6a1      	b.n	8011a54 <__ieee754_pow+0x444>
 8011d10:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8011d60 <__ieee754_pow+0x750>
 8011d14:	e617      	b.n	8011946 <__ieee754_pow+0x336>
 8011d16:	bf00      	nop
 8011d18:	4a454eef 	.word	0x4a454eef
 8011d1c:	3fca7e28 	.word	0x3fca7e28
 8011d20:	93c9db65 	.word	0x93c9db65
 8011d24:	3fcd864a 	.word	0x3fcd864a
 8011d28:	a91d4101 	.word	0xa91d4101
 8011d2c:	3fd17460 	.word	0x3fd17460
 8011d30:	518f264d 	.word	0x518f264d
 8011d34:	3fd55555 	.word	0x3fd55555
 8011d38:	db6fabff 	.word	0xdb6fabff
 8011d3c:	3fdb6db6 	.word	0x3fdb6db6
 8011d40:	33333303 	.word	0x33333303
 8011d44:	3fe33333 	.word	0x3fe33333
 8011d48:	e0000000 	.word	0xe0000000
 8011d4c:	3feec709 	.word	0x3feec709
 8011d50:	dc3a03fd 	.word	0xdc3a03fd
 8011d54:	3feec709 	.word	0x3feec709
 8011d58:	145b01f5 	.word	0x145b01f5
 8011d5c:	be3e2fe0 	.word	0xbe3e2fe0
 8011d60:	00000000 	.word	0x00000000
 8011d64:	3ff00000 	.word	0x3ff00000
 8011d68:	7ff00000 	.word	0x7ff00000
 8011d6c:	43400000 	.word	0x43400000
 8011d70:	0003988e 	.word	0x0003988e
 8011d74:	000bb679 	.word	0x000bb679
 8011d78:	080127d8 	.word	0x080127d8
 8011d7c:	3ff00000 	.word	0x3ff00000
 8011d80:	40080000 	.word	0x40080000
 8011d84:	080127f8 	.word	0x080127f8
 8011d88:	080127e8 	.word	0x080127e8
 8011d8c:	a3b3      	add	r3, pc, #716	; (adr r3, 801205c <__ieee754_pow+0xa4c>)
 8011d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d92:	4640      	mov	r0, r8
 8011d94:	4649      	mov	r1, r9
 8011d96:	f7ee fae9 	bl	800036c <__adddf3>
 8011d9a:	4622      	mov	r2, r4
 8011d9c:	ec41 0b1a 	vmov	d10, r0, r1
 8011da0:	462b      	mov	r3, r5
 8011da2:	4630      	mov	r0, r6
 8011da4:	4639      	mov	r1, r7
 8011da6:	f7ee fadf 	bl	8000368 <__aeabi_dsub>
 8011daa:	4602      	mov	r2, r0
 8011dac:	460b      	mov	r3, r1
 8011dae:	ec51 0b1a 	vmov	r0, r1, d10
 8011db2:	f7ee ff21 	bl	8000bf8 <__aeabi_dcmpgt>
 8011db6:	2800      	cmp	r0, #0
 8011db8:	f47f ae04 	bne.w	80119c4 <__ieee754_pow+0x3b4>
 8011dbc:	4aa2      	ldr	r2, [pc, #648]	; (8012048 <__ieee754_pow+0xa38>)
 8011dbe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	f340 8107 	ble.w	8011fd6 <__ieee754_pow+0x9c6>
 8011dc8:	151b      	asrs	r3, r3, #20
 8011dca:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8011dce:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011dd2:	fa4a fa03 	asr.w	sl, sl, r3
 8011dd6:	44da      	add	sl, fp
 8011dd8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8011ddc:	489b      	ldr	r0, [pc, #620]	; (801204c <__ieee754_pow+0xa3c>)
 8011dde:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8011de2:	4108      	asrs	r0, r1
 8011de4:	ea00 030a 	and.w	r3, r0, sl
 8011de8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8011dec:	f1c1 0114 	rsb	r1, r1, #20
 8011df0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8011df4:	fa4a fa01 	asr.w	sl, sl, r1
 8011df8:	f1bb 0f00 	cmp.w	fp, #0
 8011dfc:	f04f 0200 	mov.w	r2, #0
 8011e00:	4620      	mov	r0, r4
 8011e02:	4629      	mov	r1, r5
 8011e04:	bfb8      	it	lt
 8011e06:	f1ca 0a00 	rsblt	sl, sl, #0
 8011e0a:	f7ee faad 	bl	8000368 <__aeabi_dsub>
 8011e0e:	ec41 0b19 	vmov	d9, r0, r1
 8011e12:	4642      	mov	r2, r8
 8011e14:	464b      	mov	r3, r9
 8011e16:	ec51 0b19 	vmov	r0, r1, d9
 8011e1a:	f7ee faa7 	bl	800036c <__adddf3>
 8011e1e:	a37a      	add	r3, pc, #488	; (adr r3, 8012008 <__ieee754_pow+0x9f8>)
 8011e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e24:	2000      	movs	r0, #0
 8011e26:	4604      	mov	r4, r0
 8011e28:	460d      	mov	r5, r1
 8011e2a:	f7ee fc55 	bl	80006d8 <__aeabi_dmul>
 8011e2e:	ec53 2b19 	vmov	r2, r3, d9
 8011e32:	4606      	mov	r6, r0
 8011e34:	460f      	mov	r7, r1
 8011e36:	4620      	mov	r0, r4
 8011e38:	4629      	mov	r1, r5
 8011e3a:	f7ee fa95 	bl	8000368 <__aeabi_dsub>
 8011e3e:	4602      	mov	r2, r0
 8011e40:	460b      	mov	r3, r1
 8011e42:	4640      	mov	r0, r8
 8011e44:	4649      	mov	r1, r9
 8011e46:	f7ee fa8f 	bl	8000368 <__aeabi_dsub>
 8011e4a:	a371      	add	r3, pc, #452	; (adr r3, 8012010 <__ieee754_pow+0xa00>)
 8011e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e50:	f7ee fc42 	bl	80006d8 <__aeabi_dmul>
 8011e54:	a370      	add	r3, pc, #448	; (adr r3, 8012018 <__ieee754_pow+0xa08>)
 8011e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e5a:	4680      	mov	r8, r0
 8011e5c:	4689      	mov	r9, r1
 8011e5e:	4620      	mov	r0, r4
 8011e60:	4629      	mov	r1, r5
 8011e62:	f7ee fc39 	bl	80006d8 <__aeabi_dmul>
 8011e66:	4602      	mov	r2, r0
 8011e68:	460b      	mov	r3, r1
 8011e6a:	4640      	mov	r0, r8
 8011e6c:	4649      	mov	r1, r9
 8011e6e:	f7ee fa7d 	bl	800036c <__adddf3>
 8011e72:	4604      	mov	r4, r0
 8011e74:	460d      	mov	r5, r1
 8011e76:	4602      	mov	r2, r0
 8011e78:	460b      	mov	r3, r1
 8011e7a:	4630      	mov	r0, r6
 8011e7c:	4639      	mov	r1, r7
 8011e7e:	f7ee fa75 	bl	800036c <__adddf3>
 8011e82:	4632      	mov	r2, r6
 8011e84:	463b      	mov	r3, r7
 8011e86:	4680      	mov	r8, r0
 8011e88:	4689      	mov	r9, r1
 8011e8a:	f7ee fa6d 	bl	8000368 <__aeabi_dsub>
 8011e8e:	4602      	mov	r2, r0
 8011e90:	460b      	mov	r3, r1
 8011e92:	4620      	mov	r0, r4
 8011e94:	4629      	mov	r1, r5
 8011e96:	f7ee fa67 	bl	8000368 <__aeabi_dsub>
 8011e9a:	4642      	mov	r2, r8
 8011e9c:	4606      	mov	r6, r0
 8011e9e:	460f      	mov	r7, r1
 8011ea0:	464b      	mov	r3, r9
 8011ea2:	4640      	mov	r0, r8
 8011ea4:	4649      	mov	r1, r9
 8011ea6:	f7ee fc17 	bl	80006d8 <__aeabi_dmul>
 8011eaa:	a35d      	add	r3, pc, #372	; (adr r3, 8012020 <__ieee754_pow+0xa10>)
 8011eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eb0:	4604      	mov	r4, r0
 8011eb2:	460d      	mov	r5, r1
 8011eb4:	f7ee fc10 	bl	80006d8 <__aeabi_dmul>
 8011eb8:	a35b      	add	r3, pc, #364	; (adr r3, 8012028 <__ieee754_pow+0xa18>)
 8011eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ebe:	f7ee fa53 	bl	8000368 <__aeabi_dsub>
 8011ec2:	4622      	mov	r2, r4
 8011ec4:	462b      	mov	r3, r5
 8011ec6:	f7ee fc07 	bl	80006d8 <__aeabi_dmul>
 8011eca:	a359      	add	r3, pc, #356	; (adr r3, 8012030 <__ieee754_pow+0xa20>)
 8011ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ed0:	f7ee fa4c 	bl	800036c <__adddf3>
 8011ed4:	4622      	mov	r2, r4
 8011ed6:	462b      	mov	r3, r5
 8011ed8:	f7ee fbfe 	bl	80006d8 <__aeabi_dmul>
 8011edc:	a356      	add	r3, pc, #344	; (adr r3, 8012038 <__ieee754_pow+0xa28>)
 8011ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ee2:	f7ee fa41 	bl	8000368 <__aeabi_dsub>
 8011ee6:	4622      	mov	r2, r4
 8011ee8:	462b      	mov	r3, r5
 8011eea:	f7ee fbf5 	bl	80006d8 <__aeabi_dmul>
 8011eee:	a354      	add	r3, pc, #336	; (adr r3, 8012040 <__ieee754_pow+0xa30>)
 8011ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef4:	f7ee fa3a 	bl	800036c <__adddf3>
 8011ef8:	4622      	mov	r2, r4
 8011efa:	462b      	mov	r3, r5
 8011efc:	f7ee fbec 	bl	80006d8 <__aeabi_dmul>
 8011f00:	4602      	mov	r2, r0
 8011f02:	460b      	mov	r3, r1
 8011f04:	4640      	mov	r0, r8
 8011f06:	4649      	mov	r1, r9
 8011f08:	f7ee fa2e 	bl	8000368 <__aeabi_dsub>
 8011f0c:	4604      	mov	r4, r0
 8011f0e:	460d      	mov	r5, r1
 8011f10:	4602      	mov	r2, r0
 8011f12:	460b      	mov	r3, r1
 8011f14:	4640      	mov	r0, r8
 8011f16:	4649      	mov	r1, r9
 8011f18:	f7ee fbde 	bl	80006d8 <__aeabi_dmul>
 8011f1c:	2200      	movs	r2, #0
 8011f1e:	ec41 0b19 	vmov	d9, r0, r1
 8011f22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011f26:	4620      	mov	r0, r4
 8011f28:	4629      	mov	r1, r5
 8011f2a:	f7ee fa1d 	bl	8000368 <__aeabi_dsub>
 8011f2e:	4602      	mov	r2, r0
 8011f30:	460b      	mov	r3, r1
 8011f32:	ec51 0b19 	vmov	r0, r1, d9
 8011f36:	f7ee fcf9 	bl	800092c <__aeabi_ddiv>
 8011f3a:	4632      	mov	r2, r6
 8011f3c:	4604      	mov	r4, r0
 8011f3e:	460d      	mov	r5, r1
 8011f40:	463b      	mov	r3, r7
 8011f42:	4640      	mov	r0, r8
 8011f44:	4649      	mov	r1, r9
 8011f46:	f7ee fbc7 	bl	80006d8 <__aeabi_dmul>
 8011f4a:	4632      	mov	r2, r6
 8011f4c:	463b      	mov	r3, r7
 8011f4e:	f7ee fa0d 	bl	800036c <__adddf3>
 8011f52:	4602      	mov	r2, r0
 8011f54:	460b      	mov	r3, r1
 8011f56:	4620      	mov	r0, r4
 8011f58:	4629      	mov	r1, r5
 8011f5a:	f7ee fa05 	bl	8000368 <__aeabi_dsub>
 8011f5e:	4642      	mov	r2, r8
 8011f60:	464b      	mov	r3, r9
 8011f62:	f7ee fa01 	bl	8000368 <__aeabi_dsub>
 8011f66:	460b      	mov	r3, r1
 8011f68:	4602      	mov	r2, r0
 8011f6a:	4939      	ldr	r1, [pc, #228]	; (8012050 <__ieee754_pow+0xa40>)
 8011f6c:	2000      	movs	r0, #0
 8011f6e:	f7ee f9fb 	bl	8000368 <__aeabi_dsub>
 8011f72:	ec41 0b10 	vmov	d0, r0, r1
 8011f76:	ee10 3a90 	vmov	r3, s1
 8011f7a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8011f7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011f82:	da2b      	bge.n	8011fdc <__ieee754_pow+0x9cc>
 8011f84:	4650      	mov	r0, sl
 8011f86:	f000 f877 	bl	8012078 <scalbn>
 8011f8a:	ec51 0b10 	vmov	r0, r1, d0
 8011f8e:	ec53 2b18 	vmov	r2, r3, d8
 8011f92:	f7ff bbee 	b.w	8011772 <__ieee754_pow+0x162>
 8011f96:	4b2f      	ldr	r3, [pc, #188]	; (8012054 <__ieee754_pow+0xa44>)
 8011f98:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011f9c:	429e      	cmp	r6, r3
 8011f9e:	f77f af0d 	ble.w	8011dbc <__ieee754_pow+0x7ac>
 8011fa2:	4b2d      	ldr	r3, [pc, #180]	; (8012058 <__ieee754_pow+0xa48>)
 8011fa4:	440b      	add	r3, r1
 8011fa6:	4303      	orrs	r3, r0
 8011fa8:	d009      	beq.n	8011fbe <__ieee754_pow+0x9ae>
 8011faa:	ec51 0b18 	vmov	r0, r1, d8
 8011fae:	2200      	movs	r2, #0
 8011fb0:	2300      	movs	r3, #0
 8011fb2:	f7ee fe03 	bl	8000bbc <__aeabi_dcmplt>
 8011fb6:	3800      	subs	r0, #0
 8011fb8:	bf18      	it	ne
 8011fba:	2001      	movne	r0, #1
 8011fbc:	e448      	b.n	8011850 <__ieee754_pow+0x240>
 8011fbe:	4622      	mov	r2, r4
 8011fc0:	462b      	mov	r3, r5
 8011fc2:	f7ee f9d1 	bl	8000368 <__aeabi_dsub>
 8011fc6:	4642      	mov	r2, r8
 8011fc8:	464b      	mov	r3, r9
 8011fca:	f7ee fe0b 	bl	8000be4 <__aeabi_dcmpge>
 8011fce:	2800      	cmp	r0, #0
 8011fd0:	f43f aef4 	beq.w	8011dbc <__ieee754_pow+0x7ac>
 8011fd4:	e7e9      	b.n	8011faa <__ieee754_pow+0x99a>
 8011fd6:	f04f 0a00 	mov.w	sl, #0
 8011fda:	e71a      	b.n	8011e12 <__ieee754_pow+0x802>
 8011fdc:	ec51 0b10 	vmov	r0, r1, d0
 8011fe0:	4619      	mov	r1, r3
 8011fe2:	e7d4      	b.n	8011f8e <__ieee754_pow+0x97e>
 8011fe4:	491a      	ldr	r1, [pc, #104]	; (8012050 <__ieee754_pow+0xa40>)
 8011fe6:	2000      	movs	r0, #0
 8011fe8:	f7ff bb31 	b.w	801164e <__ieee754_pow+0x3e>
 8011fec:	2000      	movs	r0, #0
 8011fee:	2100      	movs	r1, #0
 8011ff0:	f7ff bb2d 	b.w	801164e <__ieee754_pow+0x3e>
 8011ff4:	4630      	mov	r0, r6
 8011ff6:	4639      	mov	r1, r7
 8011ff8:	f7ff bb29 	b.w	801164e <__ieee754_pow+0x3e>
 8011ffc:	9204      	str	r2, [sp, #16]
 8011ffe:	f7ff bb7b 	b.w	80116f8 <__ieee754_pow+0xe8>
 8012002:	2300      	movs	r3, #0
 8012004:	f7ff bb65 	b.w	80116d2 <__ieee754_pow+0xc2>
 8012008:	00000000 	.word	0x00000000
 801200c:	3fe62e43 	.word	0x3fe62e43
 8012010:	fefa39ef 	.word	0xfefa39ef
 8012014:	3fe62e42 	.word	0x3fe62e42
 8012018:	0ca86c39 	.word	0x0ca86c39
 801201c:	be205c61 	.word	0xbe205c61
 8012020:	72bea4d0 	.word	0x72bea4d0
 8012024:	3e663769 	.word	0x3e663769
 8012028:	c5d26bf1 	.word	0xc5d26bf1
 801202c:	3ebbbd41 	.word	0x3ebbbd41
 8012030:	af25de2c 	.word	0xaf25de2c
 8012034:	3f11566a 	.word	0x3f11566a
 8012038:	16bebd93 	.word	0x16bebd93
 801203c:	3f66c16c 	.word	0x3f66c16c
 8012040:	5555553e 	.word	0x5555553e
 8012044:	3fc55555 	.word	0x3fc55555
 8012048:	3fe00000 	.word	0x3fe00000
 801204c:	fff00000 	.word	0xfff00000
 8012050:	3ff00000 	.word	0x3ff00000
 8012054:	4090cbff 	.word	0x4090cbff
 8012058:	3f6f3400 	.word	0x3f6f3400
 801205c:	652b82fe 	.word	0x652b82fe
 8012060:	3c971547 	.word	0x3c971547

08012064 <fabs>:
 8012064:	ec51 0b10 	vmov	r0, r1, d0
 8012068:	ee10 2a10 	vmov	r2, s0
 801206c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012070:	ec43 2b10 	vmov	d0, r2, r3
 8012074:	4770      	bx	lr
	...

08012078 <scalbn>:
 8012078:	b570      	push	{r4, r5, r6, lr}
 801207a:	ec55 4b10 	vmov	r4, r5, d0
 801207e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8012082:	4606      	mov	r6, r0
 8012084:	462b      	mov	r3, r5
 8012086:	b999      	cbnz	r1, 80120b0 <scalbn+0x38>
 8012088:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801208c:	4323      	orrs	r3, r4
 801208e:	d03f      	beq.n	8012110 <scalbn+0x98>
 8012090:	4b35      	ldr	r3, [pc, #212]	; (8012168 <scalbn+0xf0>)
 8012092:	4629      	mov	r1, r5
 8012094:	ee10 0a10 	vmov	r0, s0
 8012098:	2200      	movs	r2, #0
 801209a:	f7ee fb1d 	bl	80006d8 <__aeabi_dmul>
 801209e:	4b33      	ldr	r3, [pc, #204]	; (801216c <scalbn+0xf4>)
 80120a0:	429e      	cmp	r6, r3
 80120a2:	4604      	mov	r4, r0
 80120a4:	460d      	mov	r5, r1
 80120a6:	da10      	bge.n	80120ca <scalbn+0x52>
 80120a8:	a327      	add	r3, pc, #156	; (adr r3, 8012148 <scalbn+0xd0>)
 80120aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ae:	e01f      	b.n	80120f0 <scalbn+0x78>
 80120b0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80120b4:	4291      	cmp	r1, r2
 80120b6:	d10c      	bne.n	80120d2 <scalbn+0x5a>
 80120b8:	ee10 2a10 	vmov	r2, s0
 80120bc:	4620      	mov	r0, r4
 80120be:	4629      	mov	r1, r5
 80120c0:	f7ee f954 	bl	800036c <__adddf3>
 80120c4:	4604      	mov	r4, r0
 80120c6:	460d      	mov	r5, r1
 80120c8:	e022      	b.n	8012110 <scalbn+0x98>
 80120ca:	460b      	mov	r3, r1
 80120cc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80120d0:	3936      	subs	r1, #54	; 0x36
 80120d2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80120d6:	4296      	cmp	r6, r2
 80120d8:	dd0d      	ble.n	80120f6 <scalbn+0x7e>
 80120da:	2d00      	cmp	r5, #0
 80120dc:	a11c      	add	r1, pc, #112	; (adr r1, 8012150 <scalbn+0xd8>)
 80120de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120e2:	da02      	bge.n	80120ea <scalbn+0x72>
 80120e4:	a11c      	add	r1, pc, #112	; (adr r1, 8012158 <scalbn+0xe0>)
 80120e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120ea:	a319      	add	r3, pc, #100	; (adr r3, 8012150 <scalbn+0xd8>)
 80120ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120f0:	f7ee faf2 	bl	80006d8 <__aeabi_dmul>
 80120f4:	e7e6      	b.n	80120c4 <scalbn+0x4c>
 80120f6:	1872      	adds	r2, r6, r1
 80120f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80120fc:	428a      	cmp	r2, r1
 80120fe:	dcec      	bgt.n	80120da <scalbn+0x62>
 8012100:	2a00      	cmp	r2, #0
 8012102:	dd08      	ble.n	8012116 <scalbn+0x9e>
 8012104:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012108:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801210c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012110:	ec45 4b10 	vmov	d0, r4, r5
 8012114:	bd70      	pop	{r4, r5, r6, pc}
 8012116:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801211a:	da08      	bge.n	801212e <scalbn+0xb6>
 801211c:	2d00      	cmp	r5, #0
 801211e:	a10a      	add	r1, pc, #40	; (adr r1, 8012148 <scalbn+0xd0>)
 8012120:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012124:	dac0      	bge.n	80120a8 <scalbn+0x30>
 8012126:	a10e      	add	r1, pc, #56	; (adr r1, 8012160 <scalbn+0xe8>)
 8012128:	e9d1 0100 	ldrd	r0, r1, [r1]
 801212c:	e7bc      	b.n	80120a8 <scalbn+0x30>
 801212e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012132:	3236      	adds	r2, #54	; 0x36
 8012134:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012138:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801213c:	4620      	mov	r0, r4
 801213e:	4b0c      	ldr	r3, [pc, #48]	; (8012170 <scalbn+0xf8>)
 8012140:	2200      	movs	r2, #0
 8012142:	e7d5      	b.n	80120f0 <scalbn+0x78>
 8012144:	f3af 8000 	nop.w
 8012148:	c2f8f359 	.word	0xc2f8f359
 801214c:	01a56e1f 	.word	0x01a56e1f
 8012150:	8800759c 	.word	0x8800759c
 8012154:	7e37e43c 	.word	0x7e37e43c
 8012158:	8800759c 	.word	0x8800759c
 801215c:	fe37e43c 	.word	0xfe37e43c
 8012160:	c2f8f359 	.word	0xc2f8f359
 8012164:	81a56e1f 	.word	0x81a56e1f
 8012168:	43500000 	.word	0x43500000
 801216c:	ffff3cb0 	.word	0xffff3cb0
 8012170:	3c900000 	.word	0x3c900000

08012174 <with_errno>:
 8012174:	b570      	push	{r4, r5, r6, lr}
 8012176:	4604      	mov	r4, r0
 8012178:	460d      	mov	r5, r1
 801217a:	4616      	mov	r6, r2
 801217c:	f7fc fffe 	bl	800f17c <__errno>
 8012180:	4629      	mov	r1, r5
 8012182:	6006      	str	r6, [r0, #0]
 8012184:	4620      	mov	r0, r4
 8012186:	bd70      	pop	{r4, r5, r6, pc}

08012188 <xflow>:
 8012188:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801218a:	4614      	mov	r4, r2
 801218c:	461d      	mov	r5, r3
 801218e:	b108      	cbz	r0, 8012194 <xflow+0xc>
 8012190:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012194:	e9cd 2300 	strd	r2, r3, [sp]
 8012198:	e9dd 2300 	ldrd	r2, r3, [sp]
 801219c:	4620      	mov	r0, r4
 801219e:	4629      	mov	r1, r5
 80121a0:	f7ee fa9a 	bl	80006d8 <__aeabi_dmul>
 80121a4:	2222      	movs	r2, #34	; 0x22
 80121a6:	b003      	add	sp, #12
 80121a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80121ac:	f7ff bfe2 	b.w	8012174 <with_errno>

080121b0 <__math_uflow>:
 80121b0:	b508      	push	{r3, lr}
 80121b2:	2200      	movs	r2, #0
 80121b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80121b8:	f7ff ffe6 	bl	8012188 <xflow>
 80121bc:	ec41 0b10 	vmov	d0, r0, r1
 80121c0:	bd08      	pop	{r3, pc}

080121c2 <__math_oflow>:
 80121c2:	b508      	push	{r3, lr}
 80121c4:	2200      	movs	r2, #0
 80121c6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80121ca:	f7ff ffdd 	bl	8012188 <xflow>
 80121ce:	ec41 0b10 	vmov	d0, r0, r1
 80121d2:	bd08      	pop	{r3, pc}

080121d4 <_sbrk>:
 80121d4:	4a04      	ldr	r2, [pc, #16]	; (80121e8 <_sbrk+0x14>)
 80121d6:	6811      	ldr	r1, [r2, #0]
 80121d8:	4603      	mov	r3, r0
 80121da:	b909      	cbnz	r1, 80121e0 <_sbrk+0xc>
 80121dc:	4903      	ldr	r1, [pc, #12]	; (80121ec <_sbrk+0x18>)
 80121de:	6011      	str	r1, [r2, #0]
 80121e0:	6810      	ldr	r0, [r2, #0]
 80121e2:	4403      	add	r3, r0
 80121e4:	6013      	str	r3, [r2, #0]
 80121e6:	4770      	bx	lr
 80121e8:	2001a258 	.word	0x2001a258
 80121ec:	2001a260 	.word	0x2001a260

080121f0 <_init>:
 80121f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121f2:	bf00      	nop
 80121f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80121f6:	bc08      	pop	{r3}
 80121f8:	469e      	mov	lr, r3
 80121fa:	4770      	bx	lr

080121fc <_fini>:
 80121fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121fe:	bf00      	nop
 8012200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012202:	bc08      	pop	{r3}
 8012204:	469e      	mov	lr, r3
 8012206:	4770      	bx	lr
