<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPURegisterBankInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the RegisterBankInfo class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AMDGPU.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="LegalizerHelper_8h.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   29</a></span><span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// This file will be TableGen&#39;ed at some point.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Observer to apply a register bank to new registers created by LegalizerHelper.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">class </span>ApplyRegBankMapping final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *NewBank;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> NewInsts;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  ApplyRegBankMapping(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI_, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB)</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(MRI_), NewBank(RB) {}</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  ~ApplyRegBankMapping() {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : NewInsts)</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>      applyBank(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  }</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">  /// Set any registers that don&#39;t have a set register class or bank to SALU.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span>  <span class="keywordtype">void</span> applyBank(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>      <span class="keywordflow">if</span> (!Op.isReg())</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = Op.getReg();</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg))</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = NewBank;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>      <span class="comment">// FIXME: This might not be enough to detect when SCC should be used.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg) == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        RB = (NewBank == &amp;AMDGPU::SGPRRegBank ?</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>              &amp;AMDGPU::SCCRegBank : &amp;AMDGPU::VCCRegBank);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Reg, *RB);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    }</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  }</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GISelChangeObserver.html#adbcc821688d1687f0b5faf9ba83bd902">erasingInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GISelChangeObserver.html#ac53bec73a7e61679a0aed216280a0fc7">createdInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="comment">// At this point, the instruction was just inserted and has no operands.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    NewInsts.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  }</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">changingInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">changedInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>};</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>}</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6163dcd50b334fad6e63aa5fbf03a282">   87</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6163dcd50b334fad6e63aa5fbf03a282">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    : <a class="code hl_class" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">AMDGPUGenRegisterBankInfo</a>(),</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(static_cast&lt;<a class="code hl_variable" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*&gt;(&amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">// HACK: Until this is fully tablegen&#39;d.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> AlreadyInit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keywordflow">if</span> (AlreadyInit)</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  AlreadyInit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBSGPR = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  (void)RBSGPR;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;RBSGPR == &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBVGPR = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  (void)RBVGPR;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;RBVGPR == &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>}</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">  108</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">AMDGPURegisterBankInfo::copyCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                                          <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="comment">// TODO: Should there be a UniformVGPRRegBank which can use readfirstlane?</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keywordflow">if</span> (Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>      Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keywordflow">return</span> std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  }</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="comment">// Bool values are tricky, because the meaning is based on context. The SCC</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="comment">// and VCC banks are for the natural scalar and vector conditions produced by</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="comment">// a compare.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="comment">// Legalization doesn&#39;t know about the necessary context, so an s1 use may</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="comment">// have been a truncate from an arbitrary value, in which case a copy (lowered</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="comment">// as a compare with 0) needs to be inserted.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 1 &amp;&amp;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      (Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID ||</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>       Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID) &amp;&amp;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>      (Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID ||</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>       Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ||</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>       Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID))</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="keywordflow">return</span> std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordflow">if</span> (Dst.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID &amp;&amp;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      Src.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID)</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">return</span> std::numeric_limits&lt;unsigned&gt;::max();</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">RegisterBankInfo::copyCost</a>(Dst, Src, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>}</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">  139</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">AMDGPURegisterBankInfo::getBreakDownCost</a>(</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMapping,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurBank)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="comment">// Check if this is a breakdown for G_LOAD to move the pointer from SGPR to</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="comment">// VGPR.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="comment">// FIXME: Is there a better way to do this?</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="keywordflow">if</span> (ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> &gt;= 2 || ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> &gt;= 64)</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordflow">return</span> 10; <span class="comment">// This is expensive.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> == 2 &amp;&amp;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>         ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == 32 &amp;&amp;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>         ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == 0 &amp;&amp;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>         ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == 32 &amp;&amp;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>         ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == 32 &amp;&amp;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>         ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a> == ValMapping.<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code hl_variable" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="comment">// 32-bit extract of a 64-bit value is just access of a subregister, so free.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="comment">// TODO: Cost of 0 hits assert, though it&#39;s not clear it&#39;s what we really</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="comment">// want.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="comment">// TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">// alignment restrictions, but this probably isn&#39;t important.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>}</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5fee00bc908474e4668c2bc27ad2a535">  164</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5fee00bc908474e4668c2bc27ad2a535">AMDGPURegisterBankInfo::getRegBankFromRegClass</a>(</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keywordflow">if</span> (TRI-&gt;<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(&amp;RC))</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>}</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> NumOps&gt;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a7af7bb833a1702eacc1b0974ee514698">  175</a></span>AMDGPURegisterBankInfo::addMappingFromTable(</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keyword">const</span> std::array&lt;unsigned, NumOps&gt; RegSrcOpIdx,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;OpRegBankEntry&lt;NumOps&gt;&gt; Table)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 10&gt;</a> Operands(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordtype">unsigned</span> Sizes[NumOps];</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(RegSrcOpIdx[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]).getReg();</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    Sizes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  }</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keywordtype">unsigned</span> SizeI = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    Operands[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SizeI);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  }</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordtype">unsigned</span> MappingID = 0;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a> : Table) {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      <span class="keywordtype">int</span> OpIdx = RegSrcOpIdx[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      Operands[OpIdx] = AMDGPU::getValueMapping(<a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a>.RegBanks[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], Sizes[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(MappingID++, <a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a>.Cost,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                                                 <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(Operands),</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                                                 Operands.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>()));</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic(</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs()).getIntrinsicID()) {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;3&gt; Table[2] = {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>      <span class="comment">// Need a readfirstlane for the index.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    };</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  }</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;4&gt; Table[4] = {</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      <span class="comment">// Need readfirstlane of first op</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>      <span class="comment">// Need readfirstlane of second op</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>      <span class="comment">// Need readfirstlane of both ops</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 3 }</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    };</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="comment">// rsrc, voffset, offset</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="keyword">const</span> std::array&lt;unsigned, 4&gt; RegSrcOpIdx = { { 0, 2, 3, 4 } };</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;4&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>}</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects(</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs()).getIntrinsicID()) {</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load: {</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;3&gt; Table[4] = {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>      <span class="comment">// Waterfall loop needed for rsrc. In the worst case this will execute</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <span class="comment">// approximately an extra 10 * wavesize + 2 instructions.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1000 }</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    };</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <span class="comment">// rsrc, voffset, offset</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 2, 3, 4 } };</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  }</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;2&gt; Table[4] = {</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>      <span class="comment">// Only need 1 register in loop</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 300 },</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>      <span class="comment">// Have to waterfall the resource.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>      <span class="comment">// Have to waterfall the resource, and the offset.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1500 }</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    };</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="comment">// rsrc, offset</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keyword">const</span> std::array&lt;unsigned, 2&gt; RegSrcOpIdx = { { 2, 3 } };</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;2&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  }</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="comment">// VGPR = M0, VGPR</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;3&gt; Table[2] = {</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID  }, 1 },</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>      <span class="comment">// Need a readfirstlane for m0</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    };</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  }</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;1&gt; Table[2] = {</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      { { AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>      <span class="comment">// Need readlane</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      { { AMDGPU::VGPRRegBankID }, 3 }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    };</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keyword">const</span> std::array&lt;unsigned, 1&gt; RegSrcOpIdx = { { 2 } };</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  }</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>}</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a092bddc616abf0a6c9bc9c7048559f76">  322</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a092bddc616abf0a6c9bc9c7048559f76">isInstrUniform</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOneMemOperand())</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">AMDGPUInstrInfo::isUniformMMO</a>(MMO);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>}</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">  331</a></span><a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">AMDGPURegisterBankInfo::getInstrAlternativeMappings</a>(</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="keywordflow">case</span> TargetOpcode::G_XOR: {</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 1) {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>      <span class="comment">// s_{and|or|xor}_b32 set scc when the result of the 32-bit op is not 0.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SCCMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>        1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>          {AMDGPU::getValueMapping(AMDGPU::SCCRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SCCMapping);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SGPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>        1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>          {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>      AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SGPRMapping);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VCCMapping0 = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>        2, 10, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>          {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>              AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>              AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VCCMapping0);</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    }</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 64)</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      2, 2, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>      3, 3, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SVMapping);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="comment">// SGPR in LHS is slightly preferrable, so make it VS more expensive than</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="comment">// SV.</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      3, 4, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VSMapping);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  }</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD: {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> LoadTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <span class="comment">// FIXME: Should we be hard coding the size for these mappings?</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a092bddc616abf0a6c9bc9c7048559f76">isInstrUniform</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>          1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>                    {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>                     AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 64)}),</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>          2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>      AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    }</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        2, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>                  {AMDGPU::getValueMappingLoadSGPROnly(AMDGPU::VGPRRegBankID, LoadTy),</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                   AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 64)}),</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="comment">// It may be possible to have a vgpr = load sgpr mapping here, because</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="comment">// the mubuf instructions support this kind of load, but probably for only</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="comment">// gfx7 and older.  However, the addressing mode matching in the instruction</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    <span class="comment">// selector should be able to do a better job of detecting and selecting</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <span class="comment">// these kinds of loads from the vgpr = load vgpr mapping.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordflow">case</span> TargetOpcode::G_ICMP: {</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::SCCRegBankID, 1),</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SVMapping);</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(3, 1,</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VSMapping);</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(4, 1,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                          <span class="keyword">nullptr</span>, <span class="comment">// Predicate operand.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  }</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>                          AMDGPU::getValueMapping(AMDGPU::SCCRegBankID, 1),</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)}),</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  }</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="keywordflow">case</span> TargetOpcode::G_SMIN:</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="keywordflow">case</span> TargetOpcode::G_SMAX:</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordflow">case</span> TargetOpcode::G_UMIN:</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keywordflow">case</span> TargetOpcode::G_UMAX: {</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="keyword">static</span> <span class="keyword">const</span> OpRegBankEntry&lt;3&gt; Table[4] = {</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>      <span class="comment">// Scalar requires cmp+select, and extends if 16-bit.</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>      <span class="comment">// FIXME: Should there be separate costs for 32 and 16-bit</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 3 }</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    };</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 1, 2 } };</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Table));</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  }</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="keywordflow">case</span> TargetOpcode::G_UADDE:</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordflow">case</span> TargetOpcode::G_USUBE:</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="keywordflow">case</span> TargetOpcode::G_SADDE:</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="keywordflow">case</span> TargetOpcode::G_SSUBE: {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>         AMDGPU::getValueMapping(AMDGPU::SCCRegBankID, 1),</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>         AMDGPU::getValueMapping(AMDGPU::SCCRegBankID, 1)}),</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>      5); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SSMapping);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1)}),</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>      5); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VVMapping);</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  }</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits() == 1);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>        {AMDGPU::getValueMapping(AMDGPU::SCCRegBankID, 1), <span class="keyword">nullptr</span>}),</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>      2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SMapping);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>        {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1), <span class="keyword">nullptr</span> }),</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>      2); <span class="comment">// Num Operands</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;VMapping);</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  }</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC:</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <span class="keywordflow">return</span> getInstrAlternativeMappingsIntrinsic(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <span class="keywordflow">return</span> getInstrAlternativeMappingsIntrinsicWSideEffects(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  }</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>}</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="keywordtype">void</span> AMDGPURegisterBankInfo::split64BitValueForMapping(</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> &amp;Regs,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> HalfTy,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HalfTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32);</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMRI();</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LoLHS = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createGenericVirtualRegister(HalfTy);</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HiLHS = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createGenericVirtualRegister(HalfTy);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegBank(LoLHS, *Bank);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegBank(HiLHS, *Bank);</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  Regs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LoLHS);</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  Regs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(HiLHS);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::G_UNMERGE_VALUES)</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    .addDef(LoLHS)</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    .addDef(HiLHS)</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    .addUse(Reg);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>}</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"></span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/// Replace the current type each register in \p Regs has with \p NewTy</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">  587</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Regs,</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>                          <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> NewTy) {</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg : Regs) {</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg).getSizeInBits() == NewTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(Reg, NewTy);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  }</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>}</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">  595</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keywordflow">if</span> (Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() % 2 == 0);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1LLT.html#a6d546c793031adb1d95a68e6e0be2ebc">LLT::scalarOrVector</a>(Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() / 2, Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>());</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  }</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 2 == 0);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() / 2);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>}</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"></span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">/// Legalize instruction \p MI where operands in \p OpIndices must be SGPRs. If</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/// execute the instruction for each unique combination of values in all lanes</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/// in the wave. The block will be split such that rest of the instructions are</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/// moved to a new block.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">///</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/// Essentially performs this loop:</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"></span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/// Save Execution Mask</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/// For (Lane : Wavefront) {</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">///   Enable Lane, Disable all other lanes</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">///   SGPR = read SGPR value for current lane from VGPR</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">///   VGPRResult[Lane] = use_op SGPR</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">/// }</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">/// Restore Execution Mask</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">///</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/// There is additional complexity to try for compare values to identify the</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/// unique values used.</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"></span><span class="keywordtype">void</span> AMDGPURegisterBankInfo::executeInWaterfallLoop(</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getInstrInfo();</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <span class="comment">// Use a set to avoid extra readfirstlanes in the case where multiple operands</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="comment">// are the same register.</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_class" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> SGPROperandRegs;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Op : OpIndices) {</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Op).isUse());</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Op).getReg();</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <span class="keywordflow">if</span> (OpBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>      SGPROperandRegs.<a class="code hl_function" href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">insert</a>(Reg);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  }</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="comment">// No operands need to be replaced, so no need to loop.</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <span class="keywordflow">if</span> (SGPROperandRegs.<a class="code hl_function" href="classllvm_1_1SmallSet.html#ab2b90a04bf69cd8f2c1ded5c43aee94f">empty</a>())</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> ResultRegs;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> InitResultRegs;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> PhiRegs;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Def : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.defs()) {</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ResTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg());</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DefBank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    ResultRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg());</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> InitReg = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUndef(ResTy).getReg(0);</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PhiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(ResTy);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    InitResultRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(InitReg);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    PhiRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PhiReg);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(PhiReg, *DefBank);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(InitReg, *DefBank);</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  }</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SaveExecReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> InitSaveExecReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <span class="comment">// Don&#39;t bother using generic instructions/registers for the exec mask.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(TargetOpcode::IMPLICIT_DEF)</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    .addDef(InitSaveExecReg);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PhiExec = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewExec = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="comment">// To insert the loop we need to split the block. Move everything before this</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="comment">// point to a new block, and insert a new empty block before this instruction.</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RestoreExecBB = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <a class="code hl_class" href="classllvm_1_1ImmutableList_1_1iterator.html">MachineFunction::iterator</a> MBBI(MBB);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  ++MBBI;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, LoopBB);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, RestoreExecBB);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, RemainderBB);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RestoreExecBB);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="comment">// Move the rest of the block into a new block.</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(&amp;MBB);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  RestoreExecBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RemainderBB);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*LoopBB, LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(TargetOpcode::PHI)</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    .addDef(PhiExec)</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    .addReg(InitSaveExecReg)</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    .addMBB(&amp;MBB)</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    .addReg(NewExec)</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    .addMBB(LoopBB);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Result : <a class="code hl_function" href="namespacellvm.html#aa34f572d891c9b45fbe921e5782c5e30">zip</a>(InitResultRegs, ResultRegs, PhiRegs)) {</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(TargetOpcode::G_PHI)</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>      .addDef(std::get&lt;2&gt;(Result))</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      .addReg(std::get&lt;0&gt;(Result)) <span class="comment">// Initial value / implicit_def</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>      .addMBB(&amp;MBB)</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>      .addReg(std::get&lt;1&gt;(Result)) <span class="comment">// Mid-loop value.</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>      .addMBB(LoopBB);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  }</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="comment">// Move the instruction into the loop.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), &amp;MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::prev(LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses()) {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef());</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">if</span> (SGPROperandRegs.<a class="code hl_function" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg())) {</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>      <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> OpTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>      <span class="keywordtype">unsigned</span> OpSize = OpTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>      <span class="comment">// Can only do a readlane of 32-bit pieces.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>      <span class="keywordflow">if</span> (OpSize == 32) {</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>        <span class="comment">// Avoid extra copies in the simple case of one 32-bit register.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(CurrentLaneOpReg, OpTy);</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>        <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32), CurrentLaneOpReg)</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCondReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>        <span class="keywordtype">bool</span> First = CondReg == AMDGPU::NoRegister;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>        <span class="keywordflow">if</span> (First)</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>          CondReg = NewCondReg;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        <span class="comment">// Compare the just read M0 value to all possible Idx values.</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_CMP_EQ_U32_e64)</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>          .addDef(NewCondReg)</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>          .addReg(CurrentLaneOpReg)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>          .addReg(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>        <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(CurrentLaneOpReg);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>        <span class="keywordflow">if</span> (!First) {</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AndReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>          <span class="comment">// If there are multiple operands to consider, and the conditions.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_AND_B64)</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>            .addDef(AndReg)</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>            .addReg(NewCondReg)</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>            .addReg(CondReg);</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>          CondReg = AndReg;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>        }</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>        <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> ReadlanePieces;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        <span class="comment">// The compares can be done as 64-bit, but the extract needs to be done</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>        <span class="comment">// in 32-bit pieces.</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>        <span class="keywordtype">bool</span> Is64 = OpSize % 64 == 0;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> UnmergeTy = OpSize % 64 == 0 ? <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64) : <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>::scalar(32);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>        <span class="keywordtype">unsigned</span> CmpOp = OpSize % 64 == 0 ? AMDGPU::V_CMP_EQ_U64_e64</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                                          : AMDGPU::V_CMP_EQ_U32_e64;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>        <span class="comment">// The compares can be done as 64-bit, but the extract needs to be done</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>        <span class="comment">// in 32-bit pieces.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>        <span class="comment">// Insert the unmerge before the loop.</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setMBB(MBB);</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>        <span class="keyword">auto</span> Unmerge = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildUnmerge(UnmergeTy, <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInstr(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>        <span class="keywordtype">unsigned</span> NumPieces = Unmerge-&gt;getNumOperands() - 1;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> PieceIdx = 0; PieceIdx != NumPieces; ++PieceIdx) {</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>          <span class="keywordtype">unsigned</span> UnmergePiece = Unmerge.getReg(PieceIdx);</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpReg;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>          <span class="keywordflow">if</span> (Is64) {</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpRegLo = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurrentLaneOpRegHi = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(S32);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(UnmergePiece, &amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(CurrentLaneOpRegLo, &amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(CurrentLaneOpRegHi, &amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>            <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>                    CurrentLaneOpRegLo)</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(UnmergePiece, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>            <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>                    CurrentLaneOpRegHi)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(UnmergePiece, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>            CurrentLaneOpReg =</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>                <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64),</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>                             {CurrentLaneOpRegLo, CurrentLaneOpRegHi})</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>                    .<a class="code hl_function" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(CurrentLaneOpReg, &amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>            <span class="keywordflow">if</span> (OpTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>() == 64) {</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>              <span class="comment">// If we need to produce a 64-bit element vector, so use the</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>              <span class="comment">// merged pieces</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>              ReadlanePieces.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpReg);</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>              <span class="comment">// 32-bit element type.</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>              ReadlanePieces.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpRegLo);</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>              ReadlanePieces.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpRegHi);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>            }</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>          } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>            CurrentLaneOpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32));</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(UnmergePiece, &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(CurrentLaneOpReg, &amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>            <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>                    CurrentLaneOpReg)</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(UnmergePiece);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>            ReadlanePieces.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurrentLaneOpReg);</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>          }</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCondReg</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>            = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>          <span class="keywordtype">bool</span> First = CondReg == AMDGPU::NoRegister;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>          <span class="keywordflow">if</span> (First)</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>            CondReg = NewCondReg;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(CmpOp)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>            .addDef(NewCondReg)</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>            .addReg(CurrentLaneOpReg)</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>            .addReg(UnmergePiece);</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>          <span class="keywordflow">if</span> (!First) {</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AndReg</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>              = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>            <span class="comment">// If there are multiple operands to consider, and the conditions.</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>            <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_AND_B64)</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>              .addDef(AndReg)</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>              .addReg(NewCondReg)</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>              .addReg(CondReg);</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>            CondReg = AndReg;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>          }</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>        }</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        <span class="comment">// FIXME: Build merge seems to switch to CONCAT_VECTORS but not</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>        <span class="comment">// BUILD_VECTOR</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>        <span class="keywordflow">if</span> (OpTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>          <span class="keyword">auto</span> <a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildBuildVector(OpTy, ReadlanePieces);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>          <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(<a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>          <span class="keyword">auto</span> <a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildMerge(OpTy, ReadlanePieces);</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>          <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(<a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>        }</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::SGPRRegBankID));</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>      }</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    }</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  }</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*LoopBB, LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  <span class="comment">// Update EXEC, save the original EXEC value to VCC.</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_AND_SAVEEXEC_B64)</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    .addDef(NewExec)</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    .addReg(CondReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setSimpleHint(NewExec, CondReg);</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_XOR_B64_term)</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    .addDef(AMDGPU::EXEC)</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    .addReg(AMDGPU::EXEC)</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    .addReg(NewExec);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="comment">// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <span class="comment">// s_cbranch_scc0?</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="comment">// Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_CBRANCH_EXECNZ)</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>    .addMBB(LoopBB);</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="comment">// Save the EXEC mask before the loop.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B64_term), SaveExecReg)</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AMDGPU::EXEC);</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="comment">// Restore the EXEC mask after the loop.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setMBB(*RestoreExecBB);</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_MOV_B64_term)</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    .addDef(AMDGPU::EXEC)</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    .addReg(SaveExecReg);</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>}</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// Legalize an operand that must be an SGPR by inserting a readfirstlane.</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="keywordtype">void</span> AMDGPURegisterBankInfo::constrainOpWithReadfirstlane(</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getReg();</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="keywordflow">if</span> (Bank != &amp;AMDGPU::VGPRRegBank)</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::V_READFIRSTLANE_B32)</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    .addDef(SGPR)</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    .addReg(Reg);</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Constrained =</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>      <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Reg, AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  (void)Constrained;</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Constrained &amp;&amp; <span class="stringliteral">&quot;Failed to constrain readfirstlane src reg&quot;</span>);</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).setReg(SGPR);</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>}</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">// When regbankselect repairs registers, it will insert a repair instruction</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">// which defines the repaired register.  Then it calls applyMapping and expects</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">// that the targets will either delete or rewrite the originally wrote to the</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">// repaired registers.  Beccause of this, we end up in a situation where</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// we have 2 instructions defining the same registers.</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a1c842e9306c2a0e84e8304dcf2a6d0f4">  936</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a1c842e9306c2a0e84e8304dcf2a6d0f4">getOtherVRegDef</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="comment">// Is there some way we can assert that there are exactly 2 def instructions?</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a> : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.def_instructions(Reg)) {</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    <span class="keywordflow">if</span> (&amp;<a class="code hl_variable" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a> != &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>      <span class="keywordflow">return</span> &amp;<a class="code hl_variable" href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  }</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>}</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="keywordtype">bool</span> AMDGPURegisterBankInfo::applyMappingWideLoad(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>                                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> LoadTy =  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <span class="keywordtype">unsigned</span> LoadSize = LoadTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxNonSmrdLoadSize = 128;</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="comment">// 128-bit loads are supported for all instruction types.</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <span class="keywordflow">if</span> (LoadSize &lt;= MaxNonSmrdLoadSize)</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> DefRegs(OpdMapper.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 1&gt;</a> SrcRegs(OpdMapper.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="comment">// If the pointer is an SGPR, we have nothing to do.</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="keywordflow">if</span> (SrcRegs.empty())</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadSize % MaxNonSmrdLoadSize == 0);</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="comment">// We want to get the repair instruction now, because it will help us</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="comment">// determine which instruction the legalizer inserts that will also</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="comment">// write to DstReg.</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RepairInst = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a1c842e9306c2a0e84e8304dcf2a6d0f4">getOtherVRegDef</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstReg, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="comment">// RegBankSelect only emits scalar types, so we need to reset the pointer</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="comment">// operand to a pointer type.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtrReg = SrcRegs[0];</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(BasePtrReg, PtrTy);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="keywordtype">unsigned</span> SplitElts =</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>      MaxNonSmrdLoadSize / LoadTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>().<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> LoadSplitTy =  LLT::vector(SplitElts, LoadTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>());</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  ApplyRegBankMapping <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_class" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;O);</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setChangeObserver(Observer);</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.getMF(), Observer, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">if</span> (Helper.fewerElementsVector(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, LoadSplitTy) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="comment">// At this point, the legalizer has split the original load into smaller</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="comment">// loads.  At the end of lowering, it inserts an instruction (LegalizedInst)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="comment">// that combines the outputs of the lower loads and writes it to DstReg.</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="comment">// The register bank selector has also added the RepairInst which writes to</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="comment">// DstReg as well.</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LegalizedInst = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a1c842e9306c2a0e84e8304dcf2a6d0f4">getOtherVRegDef</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstReg, *RepairInst);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  <span class="comment">// Replace the output of the LegalizedInst with a temporary register, since</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="comment">// RepairInst already defines DstReg.</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg));</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  LegalizedInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(TmpReg);</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*RepairInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>(), RepairInst);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> DefIdx = 0, e = DefRegs.size(); DefIdx != e; ++DefIdx) {</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> IdxReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32));</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(IdxReg, DefIdx);</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(IdxReg, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID));</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildExtractVectorElement(DefRegs[DefIdx], TmpReg, IdxReg);</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  }</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID));</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>}</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">// For cases where only a single copy is inserted for matching register banks.</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">// Replace the register in the instruction operand</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e"> 1018</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper, <span class="keywordtype">unsigned</span> OpIdx) {</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 1&gt;</a> SrcReg(OpdMapper.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(OpIdx));</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="keywordflow">if</span> (!SrcReg.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    OpdMapper.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a397c999d8b2ead3f13eba866dfc3295e">getMI</a>().<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(OpIdx).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(SrcReg[0]);</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  }</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>}</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="keywordtype">void</span> AMDGPURegisterBankInfo::applyMappingImpl(</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <span class="keyword">const</span> OperandsMapper &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = OpdMapper.getMI();</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = OpdMapper.getMRI();</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="keywordflow">if</span> (DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(DstTy);</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.getVRegs(0));</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> Src0Regs(OpdMapper.getVRegs(1));</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src1Regs(OpdMapper.getVRegs(2));</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src2Regs(OpdMapper.getVRegs(3));</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    <span class="keywordflow">if</span> (DefRegs.empty()) {</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src1Regs.empty() &amp;&amp; Src2Regs.empty());</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    }</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>    <span class="keywordflow">if</span> (Src0Regs.empty())</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>      Src0Regs.push_back(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.size() == 1);</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    }</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>    <span class="keywordflow">if</span> (Src1Regs.empty())</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>      split64BitValueForMapping(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, Src1Regs, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1Regs, HalfTy);</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    }</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    <span class="keywordflow">if</span> (Src2Regs.empty())</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>      split64BitValueForMapping(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, Src2Regs, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg());</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src2Regs, HalfTy);</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DefRegs, HalfTy);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DefRegs[0], Src0Regs[0], Src1Regs[0], Src2Regs[0]);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DefRegs[1], Src0Regs[0], Src1Regs[1], Src2Regs[1]);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID));</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  }</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    <span class="comment">// 64-bit and is only available on the SALU, so split into 2 32-bit ops if</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    <span class="comment">// there is a VGPR input.</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>    <span class="keywordflow">if</span> (DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(DstTy);</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.getVRegs(0));</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src0Regs(OpdMapper.getVRegs(1));</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src1Regs(OpdMapper.getVRegs(2));</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    <span class="keywordflow">if</span> (DefRegs.empty()) {</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>    }</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefRegs.size() == 2);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.size() == Src1Regs.size() &amp;&amp;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>           (Src0Regs.empty() || Src0Regs.size() == 2));</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    <span class="comment">// Depending on where the source registers came from, the generic code may</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <span class="comment">// have decided to split the inputs already or not. If not, we still need to</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    <span class="comment">// extract the values.</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>    <span class="keywordflow">if</span> (Src0Regs.empty())</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>      split64BitValueForMapping(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, Src0Regs, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0Regs, HalfTy);</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    <span class="keywordflow">if</span> (Src1Regs.empty())</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>      split64BitValueForMapping(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, Src1Regs, HalfTy, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1Regs, HalfTy);</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DefRegs, HalfTy);</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(Opc)</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>      .addDef(DefRegs[0])</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>      .addUse(Src0Regs[0])</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>      .addUse(Src1Regs[0]);</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(Opc)</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>      .addDef(DefRegs[1])</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>      .addUse(Src0Regs[1])</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>      .addUse(Src1Regs[1]);</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AMDGPU::VGPRRegBankID));</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  }</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <span class="keywordflow">case</span> AMDGPU::G_MUL: {</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    <span class="keywordflow">if</span> (DstTy != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16))</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VGPRRegBank)</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <span class="comment">// 16-bit operations are VALU only, but can be promoted to 32-bit SALU.</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    ApplyRegBankMapping ApplySALU(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>    <a class="code hl_class" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;ApplySALU);</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Observer, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>    <span class="keywordflow">if</span> (Helper.widenScalar(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32)) !=</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>        <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  }</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <span class="keywordflow">case</span> AMDGPU::G_UMAX: {</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VGPRRegBank)</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    ApplyRegBankMapping ApplySALU(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    <a class="code hl_class" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;ApplySALU);</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    <a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Observer, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    <span class="comment">// Turn scalar min/max into a compare and select.</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    <span class="keywordflow">if</span> (Ty == S16) {</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>      <span class="comment">// Need to widen to s32, and expand as cmp + select.</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>      <span class="keywordflow">if</span> (Helper.widenScalar(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, S32) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widenScalar should have succeeded&quot;</span>);</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>      <span class="comment">// FIXME: This is relying on widenScalar leaving MI in place.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>      <span class="keywordflow">if</span> (Helper.lower(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, S32) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;lower should have succeeded&quot;</span>);</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>      <span class="keywordflow">if</span> (Helper.lower(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, Ty) != <a class="code hl_enumvalue" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;lower should have succeeded&quot;</span>);</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    }</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  }</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  <span class="keywordflow">case</span> AMDGPU::G_ZEXT: {</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = Opc == AMDGPU::G_SEXT;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    <span class="keywordflow">if</span> (DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() &amp;&amp;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>        SrcBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>        SrcBank != &amp;AMDGPU::SCCRegBank &amp;&amp;</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>        SrcBank != &amp;AMDGPU::VCCRegBank &amp;&amp;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>        <span class="comment">// FIXME: Should handle any type that round to s64 when irregular</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>        <span class="comment">// breakdowns supported.</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>        DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 &amp;&amp;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>        SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 32) {</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>      <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.getVRegs(0));</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>      <span class="comment">// Extend to 32-bit, and then extend the low half.</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>      <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) {</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        <span class="comment">// TODO: Should really be buildSExtOrCopy</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>        <span class="comment">// Replicate sign bit from 32-bit extended part.</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>        <span class="keyword">auto</span> ShiftAmt = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(S32, 31);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(ShiftAmt.getReg(0), *SrcBank);</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(DefRegs[1], DefRegs[0], ShiftAmt);</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildZExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(DefRegs[1], 0);</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>      }</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *SrcBank);</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>    }</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>    <span class="keywordflow">if</span> (SrcTy != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    <span class="keywordflow">if</span> (SrcBank == &amp;AMDGPU::SCCRegBank || SrcBank == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>      <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.getVRegs(0));</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = SrcBank == &amp;AMDGPU::SCCRegBank ?</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>        &amp;AMDGPU::SGPRRegBank : &amp;AMDGPU::VGPRRegBank;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>      <span class="comment">// 64-bit select is SGPR only</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>      <span class="keyword">const</span> <span class="keywordtype">bool</span> UseSel64 = DstSize &gt; 32 &amp;&amp;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>        SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>      <span class="comment">// TODO: Should s16 select be legal?</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>      <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SelType = UseSel64 ? <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64) : <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>::scalar(32);</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>      <span class="keyword">auto</span> True = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(SelType, <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? -1 : 1);</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>      <span class="keyword">auto</span> False = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(SelType, 0);</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(True.getReg(0), *DstBank);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(False.getReg(0), *DstBank);</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *DstBank);</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>      <span class="keywordflow">if</span> (DstSize &gt; 32 &amp;&amp; SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AMDGPU::SCCRegBankID) {</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DefRegs[0], SrcReg, True, False);</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(DefRegs[1], DefRegs[0]);</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstSize &lt; 32) {</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>        <span class="keyword">auto</span> Sel = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(SelType, SrcReg, True, False);</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Sel.getReg(0), *DstBank);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildTrunc(DstReg, Sel);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildSelect(DstReg, SrcReg, True, False);</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>      }</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>    }</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    <span class="comment">// Fixup the case with an s1 src that isn&#39;t a condition register. Use shifts</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>    <span class="comment">// instead of introducing a compare to avoid an unnecessary condition</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>    <span class="comment">// register (and since there&#39;s no scalar 16-bit compares).</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAnyExt(DstTy, SrcReg);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>    <span class="keyword">auto</span> ShiftAmt = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildConstant(<a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() - 1);</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>    <span class="keyword">auto</span> Shl = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildShl(DstTy, Ext, ShiftAmt);</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_SEXT)</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildAShr(DstReg, Shl, ShiftAmt);</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildLShr(DstReg, Shl, ShiftAmt);</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(DstReg, *SrcBank);</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>.getReg(0), *SrcBank);</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(ShiftAmt.getReg(0), *SrcBank);</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Shl.getReg(0), *SrcBank);</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  }</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT:</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    executeInWaterfallLoop(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2 });</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs()).getIntrinsicID()) {</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>      <span class="comment">// FIXME: Move to G_INTRINSIC_W_SIDE_EFFECTS</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>      executeInWaterfallLoop(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2, 3 });</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>    }</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 2);</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(OpdMapper.getVRegs(0)));</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(OpdMapper.getVRegs(3)));</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>      <span class="comment">// Make sure the index is an SGPR. It doesn&#39;t make sense to run this in a</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>      <span class="comment">// waterfall loop, so assume it&#39;s a uniform value.</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>      constrainOpWithReadfirstlane(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 3); <span class="comment">// Index</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    }</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(OpdMapper.getVRegs(0)));</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(OpdMapper.getVRegs(2)));</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(OpdMapper.getVRegs(3)));</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 4); <span class="comment">// VGPR input val</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>      constrainOpWithReadfirstlane(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// Source value</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>      constrainOpWithReadfirstlane(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 3); <span class="comment">// Index</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    }</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>    }</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  }</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs()).getIntrinsicID()) {</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load: {</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>      executeInWaterfallLoop(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2 });</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    }</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>      <span class="comment">// This is only allowed to execute with 1 lane, so readfirstlane is safe.</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>(OpdMapper.getVRegs(0)));</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>      <a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a>(OpdMapper, 3);</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>      constrainOpWithReadfirstlane(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>    }</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>      <span class="comment">// FIXME: Should this use a waterfall loop?</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>      constrainOpWithReadfirstlane(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    }</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>    }</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  }</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <span class="keywordflow">case</span> AMDGPU::G_LOAD: {</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    <span class="keywordflow">if</span> (applyMappingWideLoad(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpdMapper, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  }</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  }</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>}</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="keywordtype">bool</span> AMDGPURegisterBankInfo::isSALUMapping(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();i != e; ++i) {</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isReg())</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).getReg();</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI)) {</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>      <span class="keywordflow">if</span> (Bank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID ||</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>             Bank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID);</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    }</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  }</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>}</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>AMDGPURegisterBankInfo::getDefaultMappingSOP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    <span class="keywordtype">unsigned</span> BankID = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 1 ? AMDGPU::SCCRegBankID : AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>    OpdsMapping[i] = AMDGPU::getValueMapping(BankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>  }</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>}</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>AMDGPURegisterBankInfo::getDefaultMappingVOP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="keywordtype">unsigned</span> OpdIdx = 0;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  <span class="keywordtype">unsigned</span> Size0 = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  OpdsMapping[OpdIdx++] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size0);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpdIdx).isIntrinsicID())</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>    OpdsMapping[OpdIdx++] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpdIdx).getReg();</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="keywordtype">unsigned</span> Size1 = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Reg1, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span> </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  <span class="keywordtype">unsigned</span> DefaultBankID = Size1 == 1 ?</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>    AMDGPU::VCCRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keywordtype">unsigned</span> Bank1 = getRegBankID(Reg1, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI, DefaultBankID);</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>  OpdsMapping[OpdIdx++] = AMDGPU::getValueMapping(Bank1, Size1);</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); OpdIdx != e; ++OpdIdx) {</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpdIdx);</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span> </div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>    <span class="keywordtype">unsigned</span> BankID = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 1 ? AMDGPU::VCCRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    OpdsMapping[OpdIdx] = AMDGPU::getValueMapping(BankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  }</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>}</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>AMDGPURegisterBankInfo::getDefaultMappingAllVGPR(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>    OpdsMapping[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  }</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>}</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>AMDGPURegisterBankInfo::getInstrMappingForLoad(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> LoadTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="keywordtype">unsigned</span> PtrSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *TRI);</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keyword">const</span> ValueMapping *ValMapping;</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <span class="keyword">const</span> ValueMapping *PtrMapping;</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPURegisterBankInfo_8cpp.html#a092bddc616abf0a6c9bc9c7048559f76">isInstrUniform</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>    <span class="comment">// We have a uniform instruction so we want to use an SMRD load</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>    ValMapping = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    PtrMapping = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, PtrSize);</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>    ValMapping = AMDGPU::getValueMappingLoadSGPROnly(AMDGPU::VGPRRegBankID, LoadTy);</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>    <span class="comment">// FIXME: What would happen if we used SGPRRegBankID here?</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>    PtrMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, PtrSize);</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  }</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  OpdsMapping[0] = ValMapping;</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  OpdsMapping[1] = PtrMapping;</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>      1, 1, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span> </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  <span class="comment">// FIXME: Do we want to add a mapping for FLAT load, or should we just</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <span class="comment">// handle that during instruction selection?</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>}</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>AMDGPURegisterBankInfo::getRegBankID(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  <span class="keywordflow">return</span> Bank ? Bank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() : <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>}</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"></span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">///</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">/// This function must return a legal mapping, because</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">/// VGPR to SGPR generated is illegal.</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">///</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment"></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba"> 1504</a></span><a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a">AMDGPURegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegSequence()) {</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <span class="comment">// If any input is a VGPR, the result must be a VGPR. The default handling</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="comment">// assumes any copy between banks is legal.</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <span class="keywordtype">unsigned</span> BankID = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>      <span class="keyword">auto</span> OpBank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>      <span class="comment">// It doesn&#39;t make sense to use vcc or scc banks here, so just ignore</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>      <span class="comment">// them.</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>      <span class="keywordflow">if</span> (OpBank != AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>        BankID = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>      }</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>    }</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(BankID));</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>        <span class="comment">/*OperandsMapping*/</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;ValMap}), 1);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  }</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>  <span class="comment">// The default handling is broken and doesn&#39;t handle illegal SGPR-&gt;VGPR copies</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="comment">// properly.</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>  <span class="comment">// TODO: There are additional exec masking dependencies to analyze.</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>    <span class="comment">// TODO: Generate proper invalid bank enum.</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>    <span class="keywordtype">int</span> ResultBank = -1;</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>      <span class="keywordtype">unsigned</span> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>      <span class="comment">// FIXME: Assuming VGPR for any undetermined inputs.</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>      <span class="keywordflow">if</span> (!Bank || Bank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>        ResultBank = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>      }</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>      <span class="keywordtype">unsigned</span> OpBank = Bank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>      <span class="comment">// scc, scc -&gt; sgpr</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>      <span class="keywordflow">if</span> (OpBank == AMDGPU::SCCRegBankID) {</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>        <span class="comment">// There&#39;s only one SCC register, so a phi requires copying to SGPR.</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>        OpBank = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpBank == AMDGPU::VCCRegBankID) {</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>        <span class="comment">// vcc, vcc -&gt; vcc</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>        <span class="comment">// vcc, sgpr -&gt; vgpr</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>        <span class="keywordflow">if</span> (ResultBank != -1 &amp;&amp; ResultBank != AMDGPU::VCCRegBankID) {</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>          ResultBank = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>        }</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>      }</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>      ResultBank = OpBank;</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    }</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResultBank != -1);</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap =</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(ResultBank));</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>        <span class="comment">/*OperandsMapping*/</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;ValMap}), 1);</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  }</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  <span class="keywordflow">if</span> (Mapping.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>    <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 1) {</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>        = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>      <span class="keywordtype">unsigned</span> TargetBankID = -1;</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>      <span class="keywordtype">unsigned</span> BankLHS = -1;</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>      <span class="keywordtype">unsigned</span> BankRHS = -1;</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>      <span class="keywordflow">if</span> (DstBank) {</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>        TargetBankID = DstBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>        <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>          TargetBankID = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>          BankLHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>          BankRHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::SCCRegBank) {</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>          TargetBankID = AMDGPU::SCCRegBankID;</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>          BankLHS = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>          BankRHS = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>          BankLHS = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>          BankRHS = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>        }</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>        BankLHS = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>                               AMDGPU::VCCRegBankID);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>        BankRHS = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>                               AMDGPU::VCCRegBankID);</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>        <span class="comment">// Both inputs should be true booleans to produce a boolean result.</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>        <span class="keywordflow">if</span> (BankLHS == AMDGPU::VGPRRegBankID || BankRHS == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>          TargetBankID = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::VCCRegBankID || BankRHS == AMDGPU::VCCRegBankID) {</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>          TargetBankID = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>          BankLHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>          BankRHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::SGPRRegBankID &amp;&amp; BankRHS == AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>          TargetBankID = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::SCCRegBankID || BankRHS == AMDGPU::SCCRegBankID) {</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>          <span class="comment">// The operation must be done on a 32-bit register, but it will set</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>          <span class="comment">// scc. The result type could interchangably be SCC or SGPR, since</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>          <span class="comment">// both values will be produced.</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>          TargetBankID = AMDGPU::SCCRegBankID;</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>          BankLHS = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>          BankRHS = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>        }</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>      }</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>      OpdsMapping[0] = AMDGPU::getValueMapping(TargetBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>      OpdsMapping[1] = AMDGPU::getValueMapping(BankLHS, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>      OpdsMapping[2] = AMDGPU::getValueMapping(BankRHS, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>    }</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span> </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 64) {</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span> </div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>      <span class="keywordflow">if</span> (isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>        OpdsMapping[1] = OpdsMapping[2] = OpdsMapping[0];</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>        <span class="keywordtype">unsigned</span> Bank1 = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a><span class="comment">/*, DefaultBankID*/</span>);</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>        OpdsMapping[1] = AMDGPU::getValueMapping(Bank1, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>        <span class="keywordtype">unsigned</span> Bank2 = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a><span class="comment">/*, DefaultBankID*/</span>);</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>        OpdsMapping[2] = AMDGPU::getValueMapping(Bank2, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>      }</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>    }</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  }</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <span class="keywordflow">case</span> AMDGPU::G_GEP:</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  <span class="keywordflow">case</span> AMDGPU::G_MUL:</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>  <span class="keywordflow">case</span> AMDGPU::G_SHL:</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  <span class="keywordflow">case</span> AMDGPU::G_LSHR:</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>  <span class="keywordflow">case</span> AMDGPU::G_ASHR:</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  <span class="keywordflow">case</span> AMDGPU::G_SADDO:</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  <span class="keywordflow">case</span> AMDGPU::G_SSUBO:</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  <span class="keywordflow">case</span> AMDGPU::G_SSUBE:</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="keywordflow">case</span> AMDGPU::G_UMULH:</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  <span class="keywordflow">case</span> AMDGPU::G_SMULH:</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="keywordflow">case</span> AMDGPU::G_UMAX:</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>    <span class="keywordflow">if</span> (isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>      <span class="keywordflow">return</span> getDefaultMappingSOP(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>  <span class="keywordflow">case</span> AMDGPU::G_FADD:</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <span class="keywordflow">case</span> AMDGPU::G_FSUB:</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">case</span> AMDGPU::G_FPTOSI:</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  <span class="keywordflow">case</span> AMDGPU::G_FPTOUI:</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>  <span class="keywordflow">case</span> AMDGPU::G_FMUL:</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  <span class="keywordflow">case</span> AMDGPU::G_FMA:</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  <span class="keywordflow">case</span> AMDGPU::G_FSQRT:</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <span class="keywordflow">case</span> AMDGPU::G_SITOFP:</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <span class="keywordflow">case</span> AMDGPU::G_UITOFP:</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <span class="keywordflow">case</span> AMDGPU::G_FPTRUNC:</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="keywordflow">case</span> AMDGPU::G_FPEXT:</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  <span class="keywordflow">case</span> AMDGPU::G_FEXP2:</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  <span class="keywordflow">case</span> AMDGPU::G_FLOG2:</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  <span class="keywordflow">case</span> AMDGPU::G_FCANONICALIZE:</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_TRUNC:</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_ROUND:</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    <span class="keywordflow">return</span> getDefaultMappingVOP(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  <span class="keywordflow">case</span> AMDGPU::G_IMPLICIT_DEF: {</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  }</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="keywordflow">case</span> AMDGPU::G_FCONSTANT:</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  <span class="keywordflow">case</span> AMDGPU::G_CONSTANT:</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  <span class="keywordflow">case</span> AMDGPU::G_FRAME_INDEX:</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <span class="keywordflow">case</span> AMDGPU::G_BLOCK_ADDR: {</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  }</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <span class="keywordflow">case</span> AMDGPU::G_INSERT: {</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>    <span class="keywordtype">unsigned</span> BankID = isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? AMDGPU::SGPRRegBankID :</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>                                          AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>    <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>    <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>    <span class="keywordtype">unsigned</span> EltSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize);</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, SrcSize);</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>    OpdsMapping[2] = AMDGPU::getValueMapping(BankID, EltSize);</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>    OpdsMapping[3] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  }</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT: {</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>    <span class="keywordtype">unsigned</span> BankID = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>    <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>    <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize);</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, SrcSize);</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>    OpdsMapping[2] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  }</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <span class="keywordflow">case</span> AMDGPU::G_MERGE_VALUES:</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR:</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  <span class="keywordflow">case</span> AMDGPU::G_CONCAT_VECTORS: {</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>    <span class="keywordtype">unsigned</span> Bank = isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ?</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>    <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>    <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize);</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>    <span class="comment">// Op1 and Dst should use the same register bank.</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i)</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>      OpdsMapping[i] = AMDGPU::getValueMapping(Bank, SrcSize);</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  }</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>  <span class="keywordflow">case</span> AMDGPU::G_BITCAST:</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>  <span class="keywordflow">case</span> AMDGPU::G_INTTOPTR:</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <span class="keywordflow">case</span> AMDGPU::G_PTRTOINT:</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <span class="keywordflow">case</span> AMDGPU::G_CTLZ:</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>  <span class="keywordflow">case</span> AMDGPU::G_CTLZ_ZERO_UNDEF:</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="keywordflow">case</span> AMDGPU::G_CTTZ:</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  <span class="keywordflow">case</span> AMDGPU::G_CTTZ_ZERO_UNDEF:</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  <span class="keywordflow">case</span> AMDGPU::G_CTPOP:</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  <span class="keywordflow">case</span> AMDGPU::G_BSWAP:</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  <span class="keywordflow">case</span> AMDGPU::G_FABS:</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  <span class="keywordflow">case</span> AMDGPU::G_FNEG: {</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>    <span class="keywordtype">unsigned</span> BankID = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>    OpdsMapping[0] = OpdsMapping[1] = AMDGPU::getValueMapping(BankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  }</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  <span class="keywordflow">case</span> AMDGPU::G_TRUNC: {</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>    <span class="keywordtype">unsigned</span> Bank = getRegBankID(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>    <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>    <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize);</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>    OpdsMapping[1] = AMDGPU::getValueMapping(Bank, SrcSize);</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  }</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordflow">case</span> AMDGPU::G_ZEXT:</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>  <span class="keywordflow">case</span> AMDGPU::G_ANYEXT: {</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>    <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>    <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>    <span class="keywordtype">unsigned</span> DstBank;</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcBank);</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>    <span class="keywordflow">switch</span> (SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>    <span class="keywordflow">case</span> AMDGPU::SCCRegBankID:</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>    <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>      DstBank = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>      DstBank = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>    }</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>    <span class="comment">// TODO: Should anyext be split into 32-bit part as well?</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_ANYEXT) {</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>      OpdsMapping[0] = AMDGPU::getValueMapping(DstBank, DstSize);</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>      OpdsMapping[1] = AMDGPU::getValueMapping(SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), SrcSize);</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>      <span class="comment">// Scalar extend can use 64-bit BFE, but VGPRs require extending to</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>      <span class="comment">// 32-bits, and then to 64.</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>      OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(DstBank, DstSize);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>      OpdsMapping[1] = AMDGPU::getValueMappingSGPR64Only(SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(),</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>                                                         SrcSize);</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>    }</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  }</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <span class="keywordflow">case</span> AMDGPU::G_FCMP: {</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>    <span class="keywordtype">unsigned</span> Op2Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>    OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// Predicate Operand.</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>    OpdsMapping[2] = AMDGPU::getValueMapping(Op2Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  }</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  <span class="keywordflow">case</span> AMDGPU::G_STORE: {</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).isReg());</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>    <span class="comment">// FIXME: We need to specify a different reg bank once scalar stores</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>    <span class="comment">// are supported.</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *ValMapping =</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>        AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>    <span class="comment">// FIXME: Depending on the type of store, the pointer could be in</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>    <span class="comment">// the SGPR Reg bank.</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>    <span class="comment">// FIXME: Pointer size should be based on the address space.</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *PtrMapping =</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>        AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 64);</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span> </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>    OpdsMapping[0] = ValMapping;</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>    OpdsMapping[1] = PtrMapping;</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  }</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  <span class="keywordflow">case</span> AMDGPU::G_ICMP: {</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>    <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getPredicate());</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>();</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>    <span class="keywordtype">unsigned</span> Op2Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>    <span class="keywordtype">unsigned</span> Op3Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>    <span class="keywordtype">bool</span> CanUseSCC = Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>                     Op3Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>      (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 || (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 64 &amp;&amp;</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>                      (Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a> || Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>) &amp;&amp;</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>                      MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>()));</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span> </div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>    <span class="keywordtype">unsigned</span> Op0Bank = CanUseSCC ? AMDGPU::SCCRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>    OpdsMapping[0] = AMDGPU::getValueMapping(Op0Bank, 1);</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>    OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// Predicate Operand.</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>    OpdsMapping[2] = AMDGPU::getValueMapping(Op2Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>    OpdsMapping[3] = AMDGPU::getValueMapping(Op3Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  }</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>    <span class="keywordtype">unsigned</span> OutputBankID = isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ?</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>                            AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>    <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>    <span class="keywordtype">unsigned</span> IdxSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>    <span class="keywordtype">unsigned</span> IdxBank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>    OpdsMapping[0] = AMDGPU::getValueMapping(OutputBankID, SrcSize);</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>    OpdsMapping[1] = AMDGPU::getValueMapping(OutputBankID, SrcSize);</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>    <span class="comment">// The index can be either if the source vector is VGPR.</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>    OpdsMapping[2] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  }</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>    <span class="keywordtype">unsigned</span> OutputBankID = isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ?</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>    <span class="keywordtype">unsigned</span> VecSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>    <span class="keywordtype">unsigned</span> InsertSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>    <span class="keywordtype">unsigned</span> IdxSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>    <span class="keywordtype">unsigned</span> InsertEltBank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>    <span class="keywordtype">unsigned</span> IdxBank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>    OpdsMapping[0] = AMDGPU::getValueMapping(OutputBankID, VecSize);</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>    OpdsMapping[1] = AMDGPU::getValueMapping(OutputBankID, VecSize);</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>    OpdsMapping[2] = AMDGPU::getValueMapping(InsertEltBank, InsertSize);</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span> </div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>    <span class="comment">// The index can be either if the source vector is VGPR.</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  }</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="keywordflow">case</span> AMDGPU::G_UNMERGE_VALUES: {</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>    <span class="keywordtype">unsigned</span> Bank = isSALUMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? AMDGPU::SGPRRegBankID :</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>      AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span> </div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>    <span class="comment">// Op1 and Dst should use the same register bank.</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>    <span class="comment">// FIXME: Shouldn&#39;t this be the default? Why do we need to handle this?</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>      OpdsMapping[i] = AMDGPU::getValueMapping(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>    }</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  }</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs()).getIntrinsicID()) {</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>    <span class="keywordflow">case</span> Intrinsic::maxnum:</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>    <span class="keywordflow">case</span> Intrinsic::minnum:</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fmas:</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_trig_preop:</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sin:</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cos:</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_log_clamp:</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp:</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp_legacy:</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq:</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_legacy:</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_clamp:</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ldexp:</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_mant:</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_exp:</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fract:</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_i16:</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_u16:</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_i16:</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u16:</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmed3:</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubeid:</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubema:</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubesc:</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubetc:</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sffbh:</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmad_ftz:</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_lo:</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_hi:</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_lerp:</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u8:</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_msad_u8:</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_hi_u8:</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u16:</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_qsad_pk_u16_u8:</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_pk_u16_u8:</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_u32_u8:</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u8_f32:</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbit:</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbyte:</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2:</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot2:</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot2:</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot4:</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot4:</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot8:</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot8:</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdiv_fast:</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wwm:</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm:</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>      <span class="keywordflow">return</span> getDefaultMappingVOP(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_permute:</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_bpermute:</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_update_dpp:</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>      <span class="keywordflow">return</span> getDefaultMappingAllVGPR(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_kernarg_segment_ptr:</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getpc:</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_groupstaticsize: {</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>    }</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm_vote: {</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>      OpdsMapping[0] = OpdsMapping[2]</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>        = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>    }</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>      <span class="comment">// FIXME: This should be moved to G_INTRINSIC_W_SIDE_EFFECTS</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RSrc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();   <span class="comment">// SGPR</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Offset = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(); <span class="comment">// SGPR/imm</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>      <span class="keywordtype">unsigned</span> Size0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>      <span class="keywordtype">unsigned</span> Size2 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(RSrc).getSizeInBits();</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>      <span class="keywordtype">unsigned</span> Size3 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Offset).getSizeInBits();</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>      <span class="keywordtype">unsigned</span> RSrcBank = getRegBankID(RSrc, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>      <span class="keywordtype">unsigned</span> OffsetBank = getRegBankID(Offset, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span> </div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size0);</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>      OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// intrinsic id</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span> </div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>      <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>      <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>      OpdsMapping[2] = AMDGPU::getValueMapping(RSrcBank, Size2); <span class="comment">// rsrc</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>      OpdsMapping[3] = AMDGPU::getValueMapping(OffsetBank, Size3);</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>      OpdsMapping[4] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>    }</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_scale: {</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>      <span class="keywordtype">unsigned</span> Dst0Size = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>      <span class="keywordtype">unsigned</span> Dst1Size = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Dst0Size);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Dst1Size);</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>      <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>      OpdsMapping[3] = AMDGPU::getValueMapping(</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>        getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>), SrcSize);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>      OpdsMapping[4] = AMDGPU::getValueMapping(</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>        getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>), SrcSize);</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>    }</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_class: {</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>      <span class="keywordtype">unsigned</span> Src0Size = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src0Reg).getSizeInBits();</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>      <span class="keywordtype">unsigned</span> Src1Size = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src1Reg).getSizeInBits();</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>      <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, DstSize);</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>      OpdsMapping[2] = AMDGPU::getValueMapping(getRegBankID(Src0Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>),</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>                                               Src0Size);</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>      OpdsMapping[3] = AMDGPU::getValueMapping(getRegBankID(Src1Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>),</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>                                               Src1Size);</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>    }</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_icmp:</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_fcmp: {</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>      <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>      <span class="comment">// This is not VCCRegBank because this is not used in boolean contexts.</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>      <span class="keywordtype">unsigned</span> OpSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>      <span class="keywordtype">unsigned</span> Op1Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>      <span class="keywordtype">unsigned</span> Op2Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>      OpdsMapping[2] = AMDGPU::getValueMapping(Op1Bank, OpSize);</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>      OpdsMapping[3] = AMDGPU::getValueMapping(Op2Bank, OpSize);</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    }</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>      <span class="keywordtype">unsigned</span> IdxReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>      <span class="keywordtype">unsigned</span> IdxSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(IdxReg).getSizeInBits();</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>      <span class="keywordtype">unsigned</span> IdxBank = getRegBankID(IdxReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>      OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>      <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>    }</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_readfirstlane: {</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>      <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>      <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>    }</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>      <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>      <span class="keywordtype">unsigned</span> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>      <span class="keywordtype">unsigned</span> SrcSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg).getSizeInBits();</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>      <span class="keywordtype">unsigned</span> SrcBank = getRegBankID(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>      <span class="keywordtype">unsigned</span> IdxReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>      <span class="keywordtype">unsigned</span> IdxSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(IdxReg).getSizeInBits();</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>      <span class="keywordtype">unsigned</span> IdxBank = getRegBankID(IdxReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span> </div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>      <span class="comment">// These 2 must be SGPRs, but accept VGPRs. Readfirstlane will be inserted</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>      <span class="comment">// to legalize.</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>      OpdsMapping[2] = AMDGPU::getValueMapping(SrcBank, SrcSize);</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>      OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    }</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>    }</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>    }</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>  }</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs()).getIntrinsicID()) {</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getreg:</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memtime:</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memrealtime:</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_get_waveid_in_workgroup: {</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>    }</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume:</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd:</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmin:</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fmax:</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_inc:</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_atomic_dec:</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>      <span class="keywordflow">return</span> getDefaultMappingAllVGPR(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>      <span class="keywordtype">unsigned</span> DstSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>      <span class="keywordtype">unsigned</span> M0Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>      OpdsMapping[2] = AMDGPU::getValueMapping(M0Bank, 32);</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>    }</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr:</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>      OpdsMapping[0] = <span class="keyword">nullptr</span>; <span class="comment">// IntrinsicID</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>      <span class="comment">// FIXME: These are immediate values which can&#39;t be read from registers.</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>      <span class="comment">// FIXME: Could we support packed types here?</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>      <span class="comment">// FIXME: These are immediate values which can&#39;t be read from registers.</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>      OpdsMapping[5] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>      OpdsMapping[6] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp:</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>      OpdsMapping[0] = <span class="keyword">nullptr</span>; <span class="comment">// IntrinsicID</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>      <span class="comment">// FIXME: These are immediate values which can&#39;t be read from registers.</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>      <span class="comment">// FIXME: Could we support packed types here?</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>      OpdsMapping[5] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>      OpdsMapping[6] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>      <span class="comment">// FIXME: These are immediate values which can&#39;t be read from registers.</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>      OpdsMapping[7] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>      OpdsMapping[8] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_buffer_load: {</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RSrc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();   <span class="comment">// SGPR</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VIndex = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(); <span class="comment">// VGPR</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Offset = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(); <span class="comment">// SGPR/VGPR/imm</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>      <span class="keywordtype">unsigned</span> Size0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>      <span class="keywordtype">unsigned</span> Size2 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(RSrc).getSizeInBits();</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>      <span class="keywordtype">unsigned</span> Size3 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(VIndex).getSizeInBits();</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>      <span class="keywordtype">unsigned</span> Size4 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Offset).getSizeInBits();</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>      <span class="keywordtype">unsigned</span> RSrcBank = getRegBankID(RSrc, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>      <span class="keywordtype">unsigned</span> OffsetBank = getRegBankID(Offset, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span> </div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size0);</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>      OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// intrinsic id</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span> </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>      <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>      <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>      OpdsMapping[2] = AMDGPU::getValueMapping(RSrcBank, Size2); <span class="comment">// rsrc</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size3);</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>      OpdsMapping[4] = AMDGPU::getValueMapping(OffsetBank, Size4);</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>      OpdsMapping[5] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>      OpdsMapping[6] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>    }</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>      <span class="keywordtype">unsigned</span> Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>    }</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf: {</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>    }</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>    }</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>  }</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>    <span class="keywordtype">unsigned</span> Op2Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>    <span class="keywordtype">unsigned</span> Op3Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    <span class="keywordtype">bool</span> SGPRSrcs = Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>                    Op3Bank == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>    <span class="keywordtype">unsigned</span> CondBankDefault = SGPRSrcs ?</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>      AMDGPU::SCCRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>    <span class="keywordtype">unsigned</span> CondBank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>                                     CondBankDefault);</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>    <span class="keywordflow">if</span> (CondBank == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>      CondBank = SGPRSrcs ? AMDGPU::SCCRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CondBank == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>      CondBank = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>    <span class="keywordtype">unsigned</span> Bank = SGPRSrcs &amp;&amp; CondBank == AMDGPU::SCCRegBankID ?</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span> </div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondBank == AMDGPU::VCCRegBankID || CondBank == AMDGPU::SCCRegBankID);</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 64) {</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>      OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>      OpdsMapping[1] = AMDGPU::getValueMapping(CondBank, 1);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>      OpdsMapping[2] = AMDGPU::getValueMappingSGPR64Only(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>      OpdsMapping[3] = AMDGPU::getValueMappingSGPR64Only(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>      OpdsMapping[0] = AMDGPU::getValueMapping(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>      OpdsMapping[1] = AMDGPU::getValueMapping(CondBank, 1);</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>      OpdsMapping[3] = AMDGPU::getValueMapping(Bank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>    }</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span> </div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>  }</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span> </div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>    <span class="keywordflow">return</span> getInstrMappingForLoad(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span> </div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XCHG:</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_ADD:</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_SUB:</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_AND:</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_OR:</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XOR:</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MAX:</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MIN:</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMAX:</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMIN:</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>  <span class="keywordflow">case</span> AMDGPU::G_ATOMIC_CMPXCHG: {</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>    <span class="keywordflow">return</span> getDefaultMappingAllVGPR(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  }</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>    <span class="keywordtype">unsigned</span> Bank = getRegBankID(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits() == 1);</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>    <span class="keywordflow">if</span> (Bank != AMDGPU::SCCRegBankID)</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>      Bank = AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span> </div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, 1);</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>  }</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  }</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span> </div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<span class="comment">/*ID*/</span>1, <span class="comment">/*Cost*/</span>1,</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>                               <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>                               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>}</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span> </div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00231">AArch64PromoteConstant.cpp:231</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a092bddc616abf0a6c9bc9c7048559f76"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a092bddc616abf0a6c9bc9c7048559f76">isInstrUniform</a></div><div class="ttdeci">static bool isInstrUniform(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00322">AMDGPURegisterBankInfo.cpp:322</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a1c842e9306c2a0e84e8304dcf2a6d0f4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a1c842e9306c2a0e84e8304dcf2a6d0f4">getOtherVRegDef</a></div><div class="ttdeci">static MachineInstr * getOtherVRegDef(const MachineRegisterInfo &amp;MRI, Register Reg, const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00936">AMDGPURegisterBankInfo.cpp:936</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a54b5b48aa9ca3ada6f20fc231e31834e"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a54b5b48aa9ca3ada6f20fc231e31834e">substituteSimpleCopyRegs</a></div><div class="ttdeci">static void substituteSimpleCopyRegs(const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, unsigned OpIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01018">AMDGPURegisterBankInfo.cpp:1018</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_abd86d813757b6a6e4b94c03a856002a4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a></div><div class="ttdeci">static void setRegsToType(MachineRegisterInfo &amp;MRI, ArrayRef&lt; Register &gt; Regs, LLT NewTy)</div><div class="ttdoc">Replace the current type each register in Regs has with NewTy.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00587">AMDGPURegisterBankInfo.cpp:587</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_afa3232adbead0d5386a1e7636a9d772f"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a></div><div class="ttdeci">static LLT getHalfSizedType(LLT Ty)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00595">AMDGPURegisterBankInfo.cpp:595</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCompiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00250">Compiler.h:250</a></div></div>
<div class="ttc" id="aConstants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="aELFYAML_8cpp_html_aef81897c1c0d2b05a9d75f1ffd91eeab"><div class="ttname"><a href="ELFYAML_8cpp.html#aef81897c1c0d2b05a9d75f1ffd91eeab">Other</a></div><div class="ttdeci">ELFYAML::ELF_STO Other</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l00877">ELFYAML.cpp:877</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLegalizerHelper_8h_html"><div class="ttname"><a href="LegalizerHelper_8h.html">LegalizerHelper.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00572">MipsDisassembler.cpp:572</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04569">NVPTXISelLowering.cpp:4569</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aR600ClauseMergePass_8cpp_html_aba99928790de45fa7aa12b47fbd828ff"><div class="ttname"><a href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a></div><div class="ttdeci">R600 Clause Merge</div><div class="ttdef"><b>Definition:</b> <a href="R600ClauseMergePass_8cpp_source.html#l00078">R600ClauseMergePass.cpp:78</a></div></div>
<div class="ttc" id="aRegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="aRegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">llvm::AMDGPUGenRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00031">AMDGPURegisterBankInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstrInfo_html_aa510d94632f7a11fd571d2c2271fb2b5"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">llvm::AMDGPUInstrInfo::isUniformMMO</a></div><div class="ttdeci">static bool isUniformMMO(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00032">AMDGPUInstrInfo.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a08eccc4e20c9a72b79a429c6b3e23381"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">llvm::AMDGPURegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00108">AMDGPURegisterBankInfo.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5fee00bc908474e4668c2bc27ad2a535"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5fee00bc908474e4668c2bc27ad2a535">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00164">AMDGPURegisterBankInfo.cpp:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a6163dcd50b334fad6e63aa5fbf03a282"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a6163dcd50b334fad6e63aa5fbf03a282">llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a></div><div class="ttdeci">AMDGPURegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00087">AMDGPURegisterBankInfo.cpp:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ab65adad01ce4004d6fe95c5b740190ab"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00331">AMDGPURegisterBankInfo.cpp:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac390939d904c03a62f806bac6ae2626c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">llvm::AMDGPURegisterBankInfo::getBreakDownCost</a></div><div class="ttdeci">unsigned getBreakDownCost(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const override</div><div class="ttdoc">Get the cost of using ValMapping to decompose a register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00139">AMDGPURegisterBankInfo.cpp:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdeci">@ ICMP_EQ</div><div class="ttdoc">equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00753">InstrTypes.h:753</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdeci">@ ICMP_NE</div><div class="ttdoc">not equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00754">InstrTypes.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00246">AMDGPUSubtarget.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00927">AMDGPUSubtarget.h:927</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html_a1f637715070a99aa4140444e12697f9a"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr</a></div><div class="ttdeci">virtual void changingInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">This instruction is about to be mutated in some way.</div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html_a45a05a932f80f51023592ff5131d56a5"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr</a></div><div class="ttdeci">virtual void changedInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">This instruction was mutated in some way.</div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html_ac53bec73a7e61679a0aed216280a0fc7"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#ac53bec73a7e61679a0aed216280a0fc7">llvm::GISelChangeObserver::createdInstr</a></div><div class="ttdeci">virtual void createdInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">An instruction has been created and inserted into the function.</div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html_adbcc821688d1687f0b5faf9ba83bd902"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#adbcc821688d1687f0b5faf9ba83bd902">llvm::GISelChangeObserver::erasingInstr</a></div><div class="ttdeci">virtual void erasingInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">An instruction is about to be erased.</div></div>
<div class="ttc" id="aclassllvm_1_1GISelObserverWrapper_html"><div class="ttname"><a href="classllvm_1_1GISelObserverWrapper.html">llvm::GISelObserverWrapper</a></div><div class="ttdoc">Simple wrapper observer that takes several observers, and calls each one for each event.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00065">GISelChangeObserver.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1ImmutableList_1_1iterator_html"><div class="ttname"><a href="classllvm_1_1ImmutableList_1_1iterator.html">llvm::ImmutableList::iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="ImmutableList_8h_source.html#l00085">ImmutableList.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00140">LowLevelTypeImpl.h:140</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a53b9e76bd709dd733a3b510685577a24"><div class="ttname"><a href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">llvm::LLT::getScalarType</a></div><div class="ttdeci">LLT getScalarType() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00120">LowLevelTypeImpl.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6d546c793031adb1d95a68e6e0be2ebc"><div class="ttname"><a href="classllvm_1_1LLT.html#a6d546c793031adb1d95a68e6e0be2ebc">llvm::LLT::scalarOrVector</a></div><div class="ttdeci">static LLT scalarOrVector(uint16_t NumElements, LLT ScalarTy)</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00073">LowLevelTypeImpl.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector's element type. Only valid for vector types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00165">LowLevelTypeImpl.h:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00036">LegalizerHelper.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">llvm::LegalizerHelper::Legalized</a></div><div class="ttdeci">@ Legalized</div><div class="ttdoc">Instruction has been legalized and the MachineFunction changed.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00044">LegalizerHelper.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00787">MachineBasicBlock.cpp:787</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00649">MachineBasicBlock.cpp:649</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB 'Other' at the position From, and insert it into this MBB right before '...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00698">MachineBasicBlock.h:698</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00386">MachineFunction.cpp:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00657">MachineFunction.h:657</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00199">MachineIRBuilder.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a96e5a87aa1f2294a2ba1189047987083"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00272">MachineInstr.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00052">MachineOperand.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00187">RegisterBankInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00252">RegisterBankInfo.h:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00278">RegisterBankInfo.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_a08b29851bd7d2ce50c53e87b9043532a"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping() const</div><div class="ttdoc">The final mapping of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00330">RegisterBankInfo.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_a397c999d8b2ead3f13eba866dfc3295e"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a397c999d8b2ead3f13eba866dfc3295e">llvm::RegisterBankInfo::OperandsMapper::getMI</a></div><div class="ttdeci">MachineInstr &amp; getMI() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00327">RegisterBankInfo.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_af23faa9ae580c4a451da006e3567b297"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">llvm::RegisterBankInfo::OperandsMapper::getVRegs</a></div><div class="ttdeci">iterator_range&lt; SmallVectorImpl&lt; Register &gt;::const_iterator &gt; getVRegs(unsigned OpIdx, bool ForDebug=false) const</div><div class="ttdoc">Get all the virtual registers required to map the OpIdx-th operand of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00728">RegisterBankInfo.cpp:728</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00489">RegisterBankInfo.cpp:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00429">RegisterBankInfo.cpp:429</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00127">RegisterBankInfo.cpp:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5b7e84a2ea3cdb118f44543cdb33f670"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00524">RegisterBankInfo.h:524</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00434">RegisterBankInfo.cpp:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5f683dcd4b6530d6f1b29d50b92e2907"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">llvm::RegisterBankInfo::getValueMapping</a></div><div class="ttdeci">const ValueMapping &amp; getValueMapping(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</div><div class="ttdoc">The most common ValueMapping consists of a single PartialMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00292">RegisterBankInfo.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a640c554d91abd68270b79cdef71b99a2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00532">RegisterBankInfo.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a763f1412a7100772aa0a6db69fdcec6f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo::copyCost</a></div><div class="ttdeci">virtual unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00612">RegisterBankInfo.h:612</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab5092c9e3173624b66ddbec3e360101d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00430">RegisterBankInfo.h:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00327">RegisterBankInfo.cpp:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00157">RegisterBankInfo.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00045">SIInstrInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00133">SIRegisterInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_aac4a6de5a659eb323d64d4259689d924"><div class="ttname"><a href="classllvm_1_1SmallSet.html#aac4a6de5a659eb323d64d4259689d924">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn't already there.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_ab2b90a04bf69cd8f2c1ded5c43aee94f"><div class="ttname"><a href="classllvm_1_1SmallSet.html#ab2b90a04bf69cd8f2c1ded5c43aee94f">llvm::SmallSet::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00155">SmallSet.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00275">SIDefines.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdeci">@ Ext</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00158">MipsISelLowering.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdeci">@ O</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00070">RISCVBaseInfo.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00048">TGLexer.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div><div class="ttdeci">@ Default</div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00450">ArrayRef.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00209">STLExtras.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa34f572d891c9b45fbe921e5782c5e30"><div class="ttname"><a href="namespacellvm.html#aa34f572d891c9b45fbe921e5782c5e30">llvm::zip</a></div><div class="ttdeci">detail::zippy&lt; detail::zip_shortest, T, U, Args... &gt; zip(T &amp;&amp;t, U &amp;&amp;u, Args &amp;&amp;... args)</div><div class="ttdoc">zip iterator for two or more iteratable types.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00667">STLExtras.h:667</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00311">MachineInstrBuilder.h:311</a></div></div>
<div class="ttc" id="astructllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00040">TimeProfiler.cpp:40</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html_a0c55804243f2f158a9afa64f0f764c35"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">llvm::RegisterBankInfo::PartialMapping::StartIdx</a></div><div class="ttdeci">unsigned StartIdx</div><div class="ttdoc">Number of bits at which this partial mapping starts in the original value.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00051">RegisterBankInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html_ae78f517f813c1983db970736287379e1"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">llvm::RegisterBankInfo::PartialMapping::RegBank</a></div><div class="ttdeci">const RegisterBank * RegBank</div><div class="ttdoc">Register bank where the partial value lives.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00059">RegisterBankInfo.h:59</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html_afac28dfebeb6f31c2c87dd1acdcd038f"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">llvm::RegisterBankInfo::PartialMapping::Length</a></div><div class="ttdeci">unsigned Length</div><div class="ttdoc">Length of this mapping in bits.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00056">RegisterBankInfo.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00143">RegisterBankInfo.h:143</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html_a83b9746150eb1c8820d65bca34b8d950"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a></div><div class="ttdeci">unsigned NumBreakDowns</div><div class="ttdoc">Number of partial mapping to break down this value.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00148">RegisterBankInfo.h:148</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html_ae3003e8b89a759af674cb22ed2b67d2e"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">llvm::RegisterBankInfo::ValueMapping::BreakDown</a></div><div class="ttdeci">const PartialMapping * BreakDown</div><div class="ttdoc">How the value is broken down between the different register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00145">RegisterBankInfo.h:145</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
