INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ClockCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/FiltroLoad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FiltroLoad
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/FiltroStore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FiltroStore
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/HU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/General/new/tb01_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb01_pipeline
