

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Sun Jun  2 13:54:48 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   17|   17|    9|    9| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|   1182|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      -|     340|    412|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    191|
|Register         |        -|      -|     508|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      8|     848|   1785|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      3|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +------------------+----------------+---------+-------+-----+-----+
    |pwm_CTRL_s_axi_U  |pwm_CTRL_s_axi  |        2|      0|  230|  302|
    |pwm_TEST_s_axi_U  |pwm_TEST_s_axi  |        8|      0|  110|  110|
    +------------------+----------------+---------+-------+-----+-----+
    |Total             |                |       10|      0|  340|  412|
    +------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_16s_1bkb_U1  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U2  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U3  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U4  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U5  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U6  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U7  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U8  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_1_fu_456_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_2_fu_521_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_3_fu_586_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_4_fu_651_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_5_fu_716_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_6_fu_781_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_7_fu_884_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_fu_386_p2             |     +    |      0|  0|  40|          33|          33|
    |tmp_10_fu_342_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_33_fu_484_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_37_fu_549_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_41_fu_614_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_45_fu_679_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_49_fu_744_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_53_fu_809_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_57_fu_912_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_9_fu_415_p2             |     +    |      0|  0|  23|           1|          16|
    |r_V_fu_859_p2               |     -    |      0|  0|  26|          19|          19|
    |tmp_1_fu_304_p2             |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_0_trunc_fu_952_p2   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_1_trunc_fu_975_p2   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_2_trunc_fu_998_p2   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_3_trunc_fu_1021_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_4_trunc_fu_1044_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_5_trunc_fu_1067_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_6_trunc_fu_1090_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_7_trunc_fu_1119_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_19_1_fu_965_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp_19_2_fu_988_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp_19_3_fu_1011_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_4_fu_1034_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_5_fu_1057_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_6_fu_1080_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_7_fu_1108_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_s_fu_942_p2          |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_875_p2              |   icmp   |      0|  0|  11|           6|           1|
    |tmp_13_fu_444_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_1_fu_513_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_2_fu_578_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_3_fu_643_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_4_fu_708_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_5_fu_773_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_6_fu_838_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_7_fu_1095_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_fu_448_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_21_fu_326_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_8_1_fu_469_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_2_fu_534_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_3_fu_599_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_4_fu_664_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_5_fu_729_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_6_fu_794_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_7_fu_897_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_fu_400_p2             |   icmp   |      0|  0|  13|          13|           1|
    |tmp_s_fu_336_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_14_fu_993_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_1016_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_1039_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_1062_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_1085_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_1114_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_947_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_970_p2             |    or    |      0|  0|   2|           1|           1|
    |p_Val2_4_fu_1142_p3         |  select  |      0|  0|   8|           1|           1|
    |tmp_11_fu_348_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_24_fu_421_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_30_fu_429_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_34_fu_490_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_35_fu_498_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_38_fu_555_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_39_fu_563_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_620_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_43_fu_628_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_46_fu_685_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_47_fu_693_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_50_fu_750_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_758_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_54_fu_815_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_55_fu_823_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_58_fu_918_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_59_fu_926_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1182|         654|         944|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |m_V_address0             |  47|         10|    4|         40|
    |test_address0            |  44|          9|   12|        108|
    |test_d0                  |  44|          9|   32|        288|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         40|   50|        448|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |OP1_V_reg_1332               |  16|   0|   32|         16|
    |acc                          |  16|   0|   16|          0|
    |acc_load_reg_1307            |  16|   0|   16|          0|
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_reg_1521                |   1|   0|    1|          0|
    |out_p_V                      |   8|   0|    8|          0|
    |p_Repl2_0_trunc_reg_1526     |   1|   0|    1|          0|
    |p_Repl2_1_trunc_reg_1531     |   1|   0|    1|          0|
    |p_Repl2_2_trunc_reg_1536     |   1|   0|    1|          0|
    |p_Repl2_3_trunc_reg_1541     |   1|   0|    1|          0|
    |p_Repl2_4_trunc_reg_1546     |   1|   0|    1|          0|
    |p_Repl2_5_trunc_reg_1551     |   1|   0|    1|          0|
    |p_Repl2_6_trunc_reg_1556     |   1|   0|    1|          0|
    |p_Repl2_7_trunc_reg_1561     |   1|   0|    1|          0|
    |p_Val2_1_reg_1369            |  32|   0|   32|          0|
    |p_Val2_2_reg_1401            |  32|   0|   32|          0|
    |p_Val2_3_reg_1441            |  32|   0|   32|          0|
    |p_Val2_4_reg_1566            |   8|   0|    8|          0|
    |p_Val2_5_reg_1461            |  32|   0|   32|          0|
    |p_Val2_6_reg_1481            |  32|   0|   32|          0|
    |p_Val2_7_reg_1506            |  32|   0|   32|          0|
    |p_Val2_8_reg_1296            |  16|   0|   16|          0|
    |p_Val2_s_6_reg_1421          |  32|   0|   32|          0|
    |p_Val2_s_reg_1343            |  32|   0|   32|          0|
    |tmp_13_reg_1384              |   1|   0|    1|          0|
    |tmp_16_1_reg_1416            |   1|   0|    1|          0|
    |tmp_16_2_reg_1436            |   1|   0|    1|          0|
    |tmp_16_3_reg_1456            |   1|   0|    1|          0|
    |tmp_16_4_reg_1476            |   1|   0|    1|          0|
    |tmp_16_5_reg_1496            |   1|   0|    1|          0|
    |tmp_16_6_reg_1516            |   1|   0|    1|          0|
    |tmp_16_reg_1396              |   1|   0|    1|          0|
    |tmp_21_reg_1320              |   1|   0|    1|          0|
    |tmp_2_reg_1291               |  16|   0|   16|          0|
    |tmp_61_reg_1348              |  13|   0|   13|          0|
    |tmp_63_reg_1374              |  13|   0|   13|          0|
    |tmp_65_reg_1406              |  13|   0|   13|          0|
    |tmp_67_reg_1426              |  13|   0|   13|          0|
    |tmp_69_reg_1446              |  13|   0|   13|          0|
    |tmp_71_reg_1466              |  13|   0|   13|          0|
    |tmp_73_reg_1486              |  13|   0|   13|          0|
    |tmp_75_reg_1511              |  13|   0|   13|          0|
    |tmp_7_cast_reg_1358          |  16|   0|   33|         17|
    |tmp_87_reg_1571              |   1|   0|    1|          0|
    |tmp_88_reg_1576              |   1|   0|    1|          0|
    |tmp_89_reg_1581              |   1|   0|    1|          0|
    |tmp_90_reg_1586              |   1|   0|    1|          0|
    |tmp_91_reg_1591              |   1|   0|    1|          0|
    |tmp_92_reg_1596              |   1|   0|    1|          0|
    |tmp_93_reg_1601              |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 508|   0|  541|         33|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR   |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR   |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA    |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB    |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA    | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP    | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP    | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V               | out |    8|   ap_none  |     out_V    |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 9, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%period_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %period)"   --->   Operation 19 'read' 'period_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%max_duty_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_duty)"   --->   Operation 20 'read' 'max_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%min_duty_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_duty)"   --->   Operation 21 'read' 'min_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%tmp_1 = sub i32 %max_duty_read, %min_duty_read" [PWM/pwm.cpp:76]   --->   Operation 22 'sub' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %tmp_1 to i16" [PWM/pwm.cpp:76]   --->   Operation 23 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_8 = trunc i32 %min_duty_read to i16" [PWM/pwm.cpp:76]   --->   Operation 24 'trunc' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [9 x i16]* %m_V, i64 0, i64 0" [PWM/pwm.cpp:76]   --->   Operation 25 'getelementptr' 'm_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:76]   --->   Operation 26 'load' 'm_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i32 %max_duty_read to i16" [PWM/pwm.cpp:84]   --->   Operation 27 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_load = load i16* @acc, align 2" [PWM/pwm.cpp:84]   --->   Operation 28 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.42ns)   --->   "%tmp_21 = icmp ult i16 %acc_load, %tmp_76" [PWM/pwm.cpp:84]   --->   Operation 29 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %period_read to i16" [PWM/pwm.cpp:87]   --->   Operation 30 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.42ns)   --->   "%tmp_s = icmp ult i16 %acc_load, %tmp_85" [PWM/pwm.cpp:87]   --->   Operation 31 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%tmp_10 = add i16 1, %acc_load" [PWM/pwm.cpp:87]   --->   Operation 32 'add' 'tmp_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%tmp_11 = select i1 %tmp_s, i16 %tmp_10, i16 0" [PWM/pwm.cpp:87]   --->   Operation 33 'select' 'tmp_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i16 %tmp_11, i16* @acc, align 2" [PWM/pwm.cpp:87]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.70>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%OP1_V = zext i16 %tmp_2 to i32" [PWM/pwm.cpp:76]   --->   Operation 35 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:76]   --->   Operation 36 'load' 'm_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %m_V_load_1 to i32" [PWM/pwm.cpp:76]   --->   Operation 37 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (6.38ns)   --->   "%p_Val2_s = mul i32 %OP2_V, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 38 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %p_Val2_s to i13" [PWM/pwm.cpp:76]   --->   Operation 39 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [9 x i16]* %m_V, i64 0, i64 1" [PWM/pwm.cpp:76]   --->   Operation 40 'getelementptr' 'm_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:76]   --->   Operation 41 'load' 'm_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 8.70>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %p_Val2_s to i33" [PWM/pwm.cpp:76]   --->   Operation 42 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %p_Val2_8, i13 0)" [PWM/pwm.cpp:76]   --->   Operation 43 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i29 %tmp_7 to i33" [PWM/pwm.cpp:76]   --->   Operation 44 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%r_V_2 = add nsw i33 %tmp_7_cast, %tmp_5" [PWM/pwm.cpp:76]   --->   Operation 45 'add' 'r_V_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 46 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.09ns)   --->   "%tmp_8 = icmp eq i13 %tmp_61, 0" [PWM/pwm.cpp:76]   --->   Operation 47 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 48 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.07ns)   --->   "%tmp_9 = add i16 1, %tmp_6" [PWM/pwm.cpp:76]   --->   Operation 49 'add' 'tmp_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_24 = select i1 %tmp_8, i16 %tmp_6, i16 %tmp_9" [PWM/pwm.cpp:76]   --->   Operation 50 'select' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_30 = select i1 %tmp_31, i16 %tmp_24, i16 %tmp_6" [PWM/pwm.cpp:76]   --->   Operation 51 'select' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:76]   --->   Operation 52 'load' 'm_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %m_V_load_2 to i32" [PWM/pwm.cpp:76]   --->   Operation 53 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i32 %OP2_V_1, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 54 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %p_Val2_1 to i13" [PWM/pwm.cpp:76]   --->   Operation 55 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [9 x i16]* %m_V, i64 0, i64 2" [PWM/pwm.cpp:76]   --->   Operation 56 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:76]   --->   Operation 57 'load' 'm_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 58 [1/1] (2.42ns)   --->   "%tmp_13 = icmp ult i16 %acc_load, %p_Val2_8" [PWM/pwm.cpp:84]   --->   Operation 58 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16 = icmp ult i16 %acc_load, %tmp_30" [PWM/pwm.cpp:84]   --->   Operation 59 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5_1 = sext i32 %p_Val2_1 to i33" [PWM/pwm.cpp:76]   --->   Operation 60 'sext' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.55ns)   --->   "%r_V_2_1 = add nsw i33 %tmp_7_cast, %tmp_5_1" [PWM/pwm.cpp:76]   --->   Operation 61 'add' 'r_V_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_1, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 62 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.09ns)   --->   "%tmp_8_1 = icmp eq i13 %tmp_63, 0" [PWM/pwm.cpp:76]   --->   Operation 63 'icmp' 'tmp_8_1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_1, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 64 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.07ns)   --->   "%tmp_33 = add i16 1, %tmp_32" [PWM/pwm.cpp:76]   --->   Operation 65 'add' 'tmp_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_34 = select i1 %tmp_8_1, i16 %tmp_32, i16 %tmp_33" [PWM/pwm.cpp:76]   --->   Operation 66 'select' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_1)   --->   "%tmp_35 = select i1 %tmp_62, i16 %tmp_34, i16 %tmp_32" [PWM/pwm.cpp:76]   --->   Operation 67 'select' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:76]   --->   Operation 68 'load' 'm_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %m_V_load_3 to i32" [PWM/pwm.cpp:76]   --->   Operation 69 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (6.38ns)   --->   "%p_Val2_2 = mul i32 %OP2_V_2, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 70 'mul' 'p_Val2_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %p_Val2_2 to i13" [PWM/pwm.cpp:76]   --->   Operation 71 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [9 x i16]* %m_V, i64 0, i64 3" [PWM/pwm.cpp:76]   --->   Operation 72 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:76]   --->   Operation 73 'load' 'm_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 74 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_1 = icmp ult i16 %acc_load, %tmp_35" [PWM/pwm.cpp:84]   --->   Operation 74 'icmp' 'tmp_16_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5_2 = sext i32 %p_Val2_2 to i33" [PWM/pwm.cpp:76]   --->   Operation 75 'sext' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%r_V_2_2 = add nsw i33 %tmp_7_cast, %tmp_5_2" [PWM/pwm.cpp:76]   --->   Operation 76 'add' 'r_V_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_2, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 77 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.09ns)   --->   "%tmp_8_2 = icmp eq i13 %tmp_65, 0" [PWM/pwm.cpp:76]   --->   Operation 78 'icmp' 'tmp_8_2' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_2, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 79 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.07ns)   --->   "%tmp_37 = add i16 1, %tmp_36" [PWM/pwm.cpp:76]   --->   Operation 80 'add' 'tmp_37' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_38 = select i1 %tmp_8_2, i16 %tmp_36, i16 %tmp_37" [PWM/pwm.cpp:76]   --->   Operation 81 'select' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_2)   --->   "%tmp_39 = select i1 %tmp_64, i16 %tmp_38, i16 %tmp_36" [PWM/pwm.cpp:76]   --->   Operation 82 'select' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:76]   --->   Operation 83 'load' 'm_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i16 %m_V_load_4 to i32" [PWM/pwm.cpp:76]   --->   Operation 84 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (6.38ns)   --->   "%p_Val2_s_6 = mul i32 %OP2_V_3, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 85 'mul' 'p_Val2_s_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %p_Val2_s_6 to i13" [PWM/pwm.cpp:76]   --->   Operation 86 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [9 x i16]* %m_V, i64 0, i64 4" [PWM/pwm.cpp:76]   --->   Operation 87 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:76]   --->   Operation 88 'load' 'm_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 89 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_2 = icmp ult i16 %acc_load, %tmp_39" [PWM/pwm.cpp:84]   --->   Operation 89 'icmp' 'tmp_16_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.70>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5_3 = sext i32 %p_Val2_s_6 to i33" [PWM/pwm.cpp:76]   --->   Operation 90 'sext' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%r_V_2_3 = add nsw i33 %tmp_7_cast, %tmp_5_3" [PWM/pwm.cpp:76]   --->   Operation 91 'add' 'r_V_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_3, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 92 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.09ns)   --->   "%tmp_8_3 = icmp eq i13 %tmp_67, 0" [PWM/pwm.cpp:76]   --->   Operation 93 'icmp' 'tmp_8_3' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_40 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_3, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 94 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 1, %tmp_40" [PWM/pwm.cpp:76]   --->   Operation 95 'add' 'tmp_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_42 = select i1 %tmp_8_3, i16 %tmp_40, i16 %tmp_41" [PWM/pwm.cpp:76]   --->   Operation 96 'select' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_3)   --->   "%tmp_43 = select i1 %tmp_66, i16 %tmp_42, i16 %tmp_40" [PWM/pwm.cpp:76]   --->   Operation 97 'select' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:76]   --->   Operation 98 'load' 'm_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i16 %m_V_load_5 to i32" [PWM/pwm.cpp:76]   --->   Operation 99 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (6.38ns)   --->   "%p_Val2_3 = mul i32 %OP2_V_4, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 100 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %p_Val2_3 to i13" [PWM/pwm.cpp:76]   --->   Operation 101 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [9 x i16]* %m_V, i64 0, i64 5" [PWM/pwm.cpp:76]   --->   Operation 102 'getelementptr' 'm_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.32ns)   --->   "%m_V_load_6 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:76]   --->   Operation 103 'load' 'm_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 104 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_3 = icmp ult i16 %acc_load, %tmp_43" [PWM/pwm.cpp:84]   --->   Operation 104 'icmp' 'tmp_16_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.70>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5_4 = sext i32 %p_Val2_3 to i33" [PWM/pwm.cpp:76]   --->   Operation 105 'sext' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.55ns)   --->   "%r_V_2_4 = add nsw i33 %tmp_7_cast, %tmp_5_4" [PWM/pwm.cpp:76]   --->   Operation 106 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_4, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 107 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.09ns)   --->   "%tmp_8_4 = icmp eq i13 %tmp_69, 0" [PWM/pwm.cpp:76]   --->   Operation 108 'icmp' 'tmp_8_4' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_44 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_4, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 109 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.07ns)   --->   "%tmp_45 = add i16 1, %tmp_44" [PWM/pwm.cpp:76]   --->   Operation 110 'add' 'tmp_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_46 = select i1 %tmp_8_4, i16 %tmp_44, i16 %tmp_45" [PWM/pwm.cpp:76]   --->   Operation 111 'select' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_4)   --->   "%tmp_47 = select i1 %tmp_68, i16 %tmp_46, i16 %tmp_44" [PWM/pwm.cpp:76]   --->   Operation 112 'select' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/2] (2.32ns)   --->   "%m_V_load_6 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:76]   --->   Operation 113 'load' 'm_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %m_V_load_6 to i32" [PWM/pwm.cpp:76]   --->   Operation 114 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (6.38ns)   --->   "%p_Val2_5 = mul i32 %OP2_V_5, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 115 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %p_Val2_5 to i13" [PWM/pwm.cpp:76]   --->   Operation 116 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%m_V_addr_7 = getelementptr [9 x i16]* %m_V, i64 0, i64 6" [PWM/pwm.cpp:76]   --->   Operation 117 'getelementptr' 'm_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (2.32ns)   --->   "%m_V_load_7 = load i16* %m_V_addr_7, align 2" [PWM/pwm.cpp:76]   --->   Operation 118 'load' 'm_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 119 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_4 = icmp ult i16 %acc_load, %tmp_47" [PWM/pwm.cpp:84]   --->   Operation 119 'icmp' 'tmp_16_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.70>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_5_5 = sext i32 %p_Val2_5 to i33" [PWM/pwm.cpp:76]   --->   Operation 120 'sext' 'tmp_5_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%r_V_2_5 = add nsw i33 %tmp_7_cast, %tmp_5_5" [PWM/pwm.cpp:76]   --->   Operation 121 'add' 'r_V_2_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_5, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 122 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.09ns)   --->   "%tmp_8_5 = icmp eq i13 %tmp_71, 0" [PWM/pwm.cpp:76]   --->   Operation 123 'icmp' 'tmp_8_5' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_48 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_5, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 124 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.07ns)   --->   "%tmp_49 = add i16 1, %tmp_48" [PWM/pwm.cpp:76]   --->   Operation 125 'add' 'tmp_49' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_50 = select i1 %tmp_8_5, i16 %tmp_48, i16 %tmp_49" [PWM/pwm.cpp:76]   --->   Operation 126 'select' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_5)   --->   "%tmp_51 = select i1 %tmp_70, i16 %tmp_50, i16 %tmp_48" [PWM/pwm.cpp:76]   --->   Operation 127 'select' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/2] (2.32ns)   --->   "%m_V_load_7 = load i16* %m_V_addr_7, align 2" [PWM/pwm.cpp:76]   --->   Operation 128 'load' 'm_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i16 %m_V_load_7 to i32" [PWM/pwm.cpp:76]   --->   Operation 129 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (6.38ns)   --->   "%p_Val2_6 = mul i32 %OP2_V_6, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 130 'mul' 'p_Val2_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %p_Val2_6 to i13" [PWM/pwm.cpp:76]   --->   Operation 131 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%m_V_addr_8 = getelementptr [9 x i16]* %m_V, i64 0, i64 7" [PWM/pwm.cpp:76]   --->   Operation 132 'getelementptr' 'm_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [2/2] (2.32ns)   --->   "%m_V_load_8 = load i16* %m_V_addr_8, align 2" [PWM/pwm.cpp:76]   --->   Operation 133 'load' 'm_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 134 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_5 = icmp ult i16 %acc_load, %tmp_51" [PWM/pwm.cpp:84]   --->   Operation 134 'icmp' 'tmp_16_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.70>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [9 x i16]* %m_V, i64 0, i64 8" [PWM/pwm.cpp:72]   --->   Operation 135 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:72]   --->   Operation 136 'load' 'm_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_5_6 = sext i32 %p_Val2_6 to i33" [PWM/pwm.cpp:76]   --->   Operation 137 'sext' 'tmp_5_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (2.55ns)   --->   "%r_V_2_6 = add nsw i33 %tmp_7_cast, %tmp_5_6" [PWM/pwm.cpp:76]   --->   Operation 138 'add' 'r_V_2_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_6, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 139 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (2.09ns)   --->   "%tmp_8_6 = icmp eq i13 %tmp_73, 0" [PWM/pwm.cpp:76]   --->   Operation 140 'icmp' 'tmp_8_6' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_52 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_6, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 141 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.07ns)   --->   "%tmp_53 = add i16 1, %tmp_52" [PWM/pwm.cpp:76]   --->   Operation 142 'add' 'tmp_53' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_54 = select i1 %tmp_8_6, i16 %tmp_52, i16 %tmp_53" [PWM/pwm.cpp:76]   --->   Operation 143 'select' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_6)   --->   "%tmp_55 = select i1 %tmp_72, i16 %tmp_54, i16 %tmp_52" [PWM/pwm.cpp:76]   --->   Operation 144 'select' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/2] (2.32ns)   --->   "%m_V_load_8 = load i16* %m_V_addr_8, align 2" [PWM/pwm.cpp:76]   --->   Operation 145 'load' 'm_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i16 %m_V_load_8 to i32" [PWM/pwm.cpp:76]   --->   Operation 146 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (6.38ns)   --->   "%p_Val2_7 = mul i32 %OP2_V_7, %OP1_V" [PWM/pwm.cpp:76]   --->   Operation 147 'mul' 'p_Val2_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %p_Val2_7 to i13" [PWM/pwm.cpp:76]   --->   Operation 148 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_6 = icmp ult i16 %acc_load, %tmp_55" [PWM/pwm.cpp:84]   --->   Operation 149 'icmp' 'tmp_16_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.03>
ST_10 : Operation 150 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:72]   --->   Operation 150 'load' 'm_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%OP1_V_cast1 = sext i16 %m_V_load to i19" [PWM/pwm.cpp:72]   --->   Operation 151 'sext' 'OP1_V_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %m_V_load, i2 0)" [PWM/pwm.cpp:72]   --->   Operation 152 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i18 %p_shl to i19" [PWM/pwm.cpp:72]   --->   Operation 153 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (2.13ns)   --->   "%r_V = sub i19 %p_shl_cast, %OP1_V_cast1" [PWM/pwm.cpp:72]   --->   Operation 154 'sub' 'r_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V, i32 13, i32 18)" [PWM/pwm.cpp:72]   --->   Operation 155 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.42ns)   --->   "%icmp = icmp slt i6 %tmp, 1" [PWM/pwm.cpp:72]   --->   Operation 156 'icmp' 'icmp' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_5_7 = sext i32 %p_Val2_7 to i33" [PWM/pwm.cpp:76]   --->   Operation 157 'sext' 'tmp_5_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (2.55ns)   --->   "%r_V_2_7 = add nsw i33 %tmp_7_cast, %tmp_5_7" [PWM/pwm.cpp:76]   --->   Operation 158 'add' 'r_V_2_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_7, i32 32)" [PWM/pwm.cpp:76]   --->   Operation 159 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (2.09ns)   --->   "%tmp_8_7 = icmp eq i13 %tmp_75, 0" [PWM/pwm.cpp:76]   --->   Operation 160 'icmp' 'tmp_8_7' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_7, i32 13, i32 28)" [PWM/pwm.cpp:76]   --->   Operation 161 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (2.07ns)   --->   "%tmp_57 = add i16 1, %tmp_56" [PWM/pwm.cpp:76]   --->   Operation 162 'add' 'tmp_57' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_58 = select i1 %tmp_8_7, i16 %tmp_56, i16 %tmp_57" [PWM/pwm.cpp:76]   --->   Operation 163 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_7)   --->   "%tmp_59 = select i1 %tmp_74, i16 %tmp_58, i16 %tmp_56" [PWM/pwm.cpp:76]   --->   Operation 164 'select' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%out_p_V_load = load i8* @out_p_V, align 1" [PWM/pwm.cpp:84]   --->   Operation 165 'load' 'out_p_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_77 = trunc i8 %out_p_V_load to i1" [PWM/pwm.cpp:84]   --->   Operation 166 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_19_s = and i1 %tmp_77, %tmp_16" [PWM/pwm.cpp:84]   --->   Operation 167 'and' 'tmp_19_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_3 = or i1 %tmp_19_s, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 168 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_0_trunc = and i1 %tmp_3, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 169 'and' 'p_Repl2_0_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 1)" [PWM/pwm.cpp:84]   --->   Operation 170 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_19_1 = and i1 %tmp_78, %tmp_16_1" [PWM/pwm.cpp:84]   --->   Operation 171 'and' 'tmp_19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_4 = or i1 %tmp_19_1, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 172 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = and i1 %tmp_4, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 173 'and' 'p_Repl2_1_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 2)" [PWM/pwm.cpp:84]   --->   Operation 174 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_19_2 = and i1 %tmp_79, %tmp_16_2" [PWM/pwm.cpp:84]   --->   Operation 175 'and' 'tmp_19_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_14 = or i1 %tmp_19_2, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 176 'or' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_2_trunc = and i1 %tmp_14, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 177 'and' 'p_Repl2_2_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 3)" [PWM/pwm.cpp:84]   --->   Operation 178 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_19_3 = and i1 %tmp_80, %tmp_16_3" [PWM/pwm.cpp:84]   --->   Operation 179 'and' 'tmp_19_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_15 = or i1 %tmp_19_3, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 180 'or' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc = and i1 %tmp_15, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 181 'and' 'p_Repl2_3_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 4)" [PWM/pwm.cpp:84]   --->   Operation 182 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_19_4 = and i1 %tmp_81, %tmp_16_4" [PWM/pwm.cpp:84]   --->   Operation 183 'and' 'tmp_19_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_17 = or i1 %tmp_19_4, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 184 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_4_trunc = and i1 %tmp_17, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 185 'and' 'p_Repl2_4_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 5)" [PWM/pwm.cpp:84]   --->   Operation 186 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_19_5 = and i1 %tmp_82, %tmp_16_5" [PWM/pwm.cpp:84]   --->   Operation 187 'and' 'tmp_19_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_18 = or i1 %tmp_19_5, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 188 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_5_trunc = and i1 %tmp_18, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 189 'and' 'p_Repl2_5_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 6)" [PWM/pwm.cpp:84]   --->   Operation 190 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_19_6 = and i1 %tmp_83, %tmp_16_6" [PWM/pwm.cpp:84]   --->   Operation 191 'and' 'tmp_19_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_19 = or i1 %tmp_19_6, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 192 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_6_trunc = and i1 %tmp_19, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 193 'and' 'p_Repl2_6_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_16_7 = icmp ult i16 %acc_load, %tmp_59" [PWM/pwm.cpp:84]   --->   Operation 194 'icmp' 'tmp_16_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 7)" [PWM/pwm.cpp:84]   --->   Operation 195 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_19_7 = and i1 %tmp_84, %tmp_16_7" [PWM/pwm.cpp:84]   --->   Operation 196 'and' 'tmp_19_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_20 = or i1 %tmp_19_7, %tmp_13" [PWM/pwm.cpp:84]   --->   Operation 197 'or' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_7_trunc = and i1 %tmp_20, %tmp_21" [PWM/pwm.cpp:84]   --->   Operation 198 'and' 'p_Repl2_7_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%test_addr = getelementptr [4096 x i32]* %test, i64 0, i64 0"   --->   Operation 199 'getelementptr' 'test_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_4_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %p_Repl2_7_trunc, i1 %p_Repl2_6_trunc, i1 %p_Repl2_5_trunc, i1 %p_Repl2_4_trunc, i1 %p_Repl2_3_trunc, i1 %p_Repl2_2_trunc, i1 %p_Repl2_1_trunc, i1 %p_Repl2_0_trunc)" [PWM/pwm.cpp:84]   --->   Operation 200 'bitconcatenate' 'p_Result_4_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "store i8 %p_Result_4_7, i8* @out_p_V, align 1" [PWM/pwm.cpp:84]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (1.24ns)   --->   "%p_Val2_4 = select i1 %icmp, i8 0, i8 %p_Result_4_7" [PWM/pwm.cpp:89]   --->   Operation 202 'select' 'p_Val2_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i8 %p_Val2_4 to i1" [PWM/pwm.cpp:92]   --->   Operation 203 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_12 = zext i1 %tmp_86 to i32" [PWM/pwm.cpp:92]   --->   Operation 204 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (3.25ns)   --->   "store i32 %tmp_12, i32* %test_addr, align 4" [PWM/pwm.cpp:92]   --->   Operation 205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 1)" [PWM/pwm.cpp:93]   --->   Operation 206 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 2)" [PWM/pwm.cpp:94]   --->   Operation 207 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 3)" [PWM/pwm.cpp:95]   --->   Operation 208 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 4)" [PWM/pwm.cpp:96]   --->   Operation 209 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 5)" [PWM/pwm.cpp:97]   --->   Operation 210 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 6)" [PWM/pwm.cpp:98]   --->   Operation 211 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [PWM/pwm.cpp:99]   --->   Operation 212 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_22 = zext i1 %tmp_87 to i32" [PWM/pwm.cpp:93]   --->   Operation 213 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%test_addr_1 = getelementptr [4096 x i32]* %test, i64 0, i64 1" [PWM/pwm.cpp:93]   --->   Operation 214 'getelementptr' 'test_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (3.25ns)   --->   "store i32 %tmp_22, i32* %test_addr_1, align 4" [PWM/pwm.cpp:93]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_23 = zext i1 %tmp_88 to i32" [PWM/pwm.cpp:94]   --->   Operation 216 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%test_addr_2 = getelementptr [4096 x i32]* %test, i64 0, i64 2" [PWM/pwm.cpp:94]   --->   Operation 217 'getelementptr' 'test_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (3.25ns)   --->   "store i32 %tmp_23, i32* %test_addr_2, align 4" [PWM/pwm.cpp:94]   --->   Operation 218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_25 = zext i1 %tmp_89 to i32" [PWM/pwm.cpp:95]   --->   Operation 219 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%test_addr_3 = getelementptr [4096 x i32]* %test, i64 0, i64 3" [PWM/pwm.cpp:95]   --->   Operation 220 'getelementptr' 'test_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (3.25ns)   --->   "store i32 %tmp_25, i32* %test_addr_3, align 4" [PWM/pwm.cpp:95]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_26 = zext i1 %tmp_90 to i32" [PWM/pwm.cpp:96]   --->   Operation 222 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%test_addr_4 = getelementptr [4096 x i32]* %test, i64 0, i64 4" [PWM/pwm.cpp:96]   --->   Operation 223 'getelementptr' 'test_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (3.25ns)   --->   "store i32 %tmp_26, i32* %test_addr_4, align 4" [PWM/pwm.cpp:96]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_27 = zext i1 %tmp_91 to i32" [PWM/pwm.cpp:97]   --->   Operation 225 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%test_addr_5 = getelementptr [4096 x i32]* %test, i64 0, i64 5" [PWM/pwm.cpp:97]   --->   Operation 226 'getelementptr' 'test_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (3.25ns)   --->   "store i32 %tmp_27, i32* %test_addr_5, align 4" [PWM/pwm.cpp:97]   --->   Operation 227 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_28 = zext i1 %tmp_92 to i32" [PWM/pwm.cpp:98]   --->   Operation 228 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%test_addr_6 = getelementptr [4096 x i32]* %test, i64 0, i64 6" [PWM/pwm.cpp:98]   --->   Operation 229 'getelementptr' 'test_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (3.25ns)   --->   "store i32 %tmp_28, i32* %test_addr_6, align 4" [PWM/pwm.cpp:98]   --->   Operation 230 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_duty), !map !69"   --->   Operation 231 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_duty), !map !75"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %period), !map !79"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %m_V), !map !83"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V), !map !89"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test), !map !93"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"   --->   Operation 237 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:48]   --->   Operation 238 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:51]   --->   Operation 239 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_duty, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:52]   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_duty, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:53]   --->   Operation 241 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %period, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:54]   --->   Operation 242 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([9 x i16]* %m_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i16]* %m_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 244 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:58]   --->   Operation 245 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 246 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %out_V, i8 %p_Val2_4)" [PWM/pwm.cpp:89]   --->   Operation 248 'write' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_29 = zext i1 %tmp_93 to i32" [PWM/pwm.cpp:99]   --->   Operation 249 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%test_addr_7 = getelementptr [4096 x i32]* %test, i64 0, i64 7" [PWM/pwm.cpp:99]   --->   Operation 250 'getelementptr' 'test_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %tmp_29, i32* %test_addr_7, align 4" [PWM/pwm.cpp:99]   --->   Operation 251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "ret void" [PWM/pwm.cpp:102]   --->   Operation 252 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_duty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_duty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ period]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_p_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
period_read     (read          ) [ 0000000000000000000]
max_duty_read   (read          ) [ 0000000000000000000]
min_duty_read   (read          ) [ 0000000000000000000]
tmp_1           (sub           ) [ 0000000000000000000]
tmp_2           (trunc         ) [ 0010000000000000000]
p_Val2_8        (trunc         ) [ 0011000000000000000]
m_V_addr_1      (getelementptr ) [ 0010000000000000000]
tmp_76          (trunc         ) [ 0000000000000000000]
acc_load        (load          ) [ 0111111111100000000]
tmp_21          (icmp          ) [ 0111111111100000000]
tmp_85          (trunc         ) [ 0000000000000000000]
tmp_s           (icmp          ) [ 0000000000000000000]
tmp_10          (add           ) [ 0000000000000000000]
tmp_11          (select        ) [ 0000000000000000000]
StgValue_34     (store         ) [ 0000000000000000000]
OP1_V           (zext          ) [ 0001111111000000000]
m_V_load_1      (load          ) [ 0000000000000000000]
OP2_V           (sext          ) [ 0000000000000000000]
p_Val2_s        (mul           ) [ 0001000000000000000]
tmp_61          (trunc         ) [ 0001000000000000000]
m_V_addr_2      (getelementptr ) [ 0001000000000000000]
tmp_5           (sext          ) [ 0000000000000000000]
tmp_7           (bitconcatenate) [ 0000000000000000000]
tmp_7_cast      (zext          ) [ 0100111111100000000]
r_V_2           (add           ) [ 0000000000000000000]
tmp_31          (bitselect     ) [ 0000000000000000000]
tmp_8           (icmp          ) [ 0000000000000000000]
tmp_6           (partselect    ) [ 0000000000000000000]
tmp_9           (add           ) [ 0000000000000000000]
tmp_24          (select        ) [ 0000000000000000000]
tmp_30          (select        ) [ 0000000000000000000]
m_V_load_2      (load          ) [ 0000000000000000000]
OP2_V_1         (sext          ) [ 0000000000000000000]
p_Val2_1        (mul           ) [ 0000100000000000000]
tmp_63          (trunc         ) [ 0000100000000000000]
m_V_addr_3      (getelementptr ) [ 0000100000000000000]
tmp_13          (icmp          ) [ 0100111111100000000]
tmp_16          (icmp          ) [ 0100111111100000000]
tmp_5_1         (sext          ) [ 0000000000000000000]
r_V_2_1         (add           ) [ 0000000000000000000]
tmp_62          (bitselect     ) [ 0000000000000000000]
tmp_8_1         (icmp          ) [ 0000000000000000000]
tmp_32          (partselect    ) [ 0000000000000000000]
tmp_33          (add           ) [ 0000000000000000000]
tmp_34          (select        ) [ 0000000000000000000]
tmp_35          (select        ) [ 0000000000000000000]
m_V_load_3      (load          ) [ 0000000000000000000]
OP2_V_2         (sext          ) [ 0000000000000000000]
p_Val2_2        (mul           ) [ 0000010000000000000]
tmp_65          (trunc         ) [ 0000010000000000000]
m_V_addr_4      (getelementptr ) [ 0000010000000000000]
tmp_16_1        (icmp          ) [ 0100011111100000000]
tmp_5_2         (sext          ) [ 0000000000000000000]
r_V_2_2         (add           ) [ 0000000000000000000]
tmp_64          (bitselect     ) [ 0000000000000000000]
tmp_8_2         (icmp          ) [ 0000000000000000000]
tmp_36          (partselect    ) [ 0000000000000000000]
tmp_37          (add           ) [ 0000000000000000000]
tmp_38          (select        ) [ 0000000000000000000]
tmp_39          (select        ) [ 0000000000000000000]
m_V_load_4      (load          ) [ 0000000000000000000]
OP2_V_3         (sext          ) [ 0000000000000000000]
p_Val2_s_6      (mul           ) [ 0000001000000000000]
tmp_67          (trunc         ) [ 0000001000000000000]
m_V_addr_5      (getelementptr ) [ 0000001000000000000]
tmp_16_2        (icmp          ) [ 0100001111100000000]
tmp_5_3         (sext          ) [ 0000000000000000000]
r_V_2_3         (add           ) [ 0000000000000000000]
tmp_66          (bitselect     ) [ 0000000000000000000]
tmp_8_3         (icmp          ) [ 0000000000000000000]
tmp_40          (partselect    ) [ 0000000000000000000]
tmp_41          (add           ) [ 0000000000000000000]
tmp_42          (select        ) [ 0000000000000000000]
tmp_43          (select        ) [ 0000000000000000000]
m_V_load_5      (load          ) [ 0000000000000000000]
OP2_V_4         (sext          ) [ 0000000000000000000]
p_Val2_3        (mul           ) [ 0000000100000000000]
tmp_69          (trunc         ) [ 0000000100000000000]
m_V_addr_6      (getelementptr ) [ 0000000100000000000]
tmp_16_3        (icmp          ) [ 0100000111100000000]
tmp_5_4         (sext          ) [ 0000000000000000000]
r_V_2_4         (add           ) [ 0000000000000000000]
tmp_68          (bitselect     ) [ 0000000000000000000]
tmp_8_4         (icmp          ) [ 0000000000000000000]
tmp_44          (partselect    ) [ 0000000000000000000]
tmp_45          (add           ) [ 0000000000000000000]
tmp_46          (select        ) [ 0000000000000000000]
tmp_47          (select        ) [ 0000000000000000000]
m_V_load_6      (load          ) [ 0000000000000000000]
OP2_V_5         (sext          ) [ 0000000000000000000]
p_Val2_5        (mul           ) [ 0000000010000000000]
tmp_71          (trunc         ) [ 0000000010000000000]
m_V_addr_7      (getelementptr ) [ 0000000010000000000]
tmp_16_4        (icmp          ) [ 0100000011100000000]
tmp_5_5         (sext          ) [ 0000000000000000000]
r_V_2_5         (add           ) [ 0000000000000000000]
tmp_70          (bitselect     ) [ 0000000000000000000]
tmp_8_5         (icmp          ) [ 0000000000000000000]
tmp_48          (partselect    ) [ 0000000000000000000]
tmp_49          (add           ) [ 0000000000000000000]
tmp_50          (select        ) [ 0000000000000000000]
tmp_51          (select        ) [ 0000000000000000000]
m_V_load_7      (load          ) [ 0000000000000000000]
OP2_V_6         (sext          ) [ 0000000000000000000]
p_Val2_6        (mul           ) [ 0000000001000000000]
tmp_73          (trunc         ) [ 0000000001000000000]
m_V_addr_8      (getelementptr ) [ 0000000001000000000]
tmp_16_5        (icmp          ) [ 0100000001100000000]
m_V_addr        (getelementptr ) [ 0100000000100000000]
tmp_5_6         (sext          ) [ 0000000000000000000]
r_V_2_6         (add           ) [ 0000000000000000000]
tmp_72          (bitselect     ) [ 0000000000000000000]
tmp_8_6         (icmp          ) [ 0000000000000000000]
tmp_52          (partselect    ) [ 0000000000000000000]
tmp_53          (add           ) [ 0000000000000000000]
tmp_54          (select        ) [ 0000000000000000000]
tmp_55          (select        ) [ 0000000000000000000]
m_V_load_8      (load          ) [ 0000000000000000000]
OP2_V_7         (sext          ) [ 0000000000000000000]
p_Val2_7        (mul           ) [ 0100000000100000000]
tmp_75          (trunc         ) [ 0100000000100000000]
tmp_16_6        (icmp          ) [ 0100000000100000000]
m_V_load        (load          ) [ 0000000000000000000]
OP1_V_cast1     (sext          ) [ 0000000000000000000]
p_shl           (bitconcatenate) [ 0000000000000000000]
p_shl_cast      (sext          ) [ 0000000000000000000]
r_V             (sub           ) [ 0000000000000000000]
tmp             (partselect    ) [ 0000000000000000000]
icmp            (icmp          ) [ 0010000000010000000]
tmp_5_7         (sext          ) [ 0000000000000000000]
r_V_2_7         (add           ) [ 0000000000000000000]
tmp_74          (bitselect     ) [ 0000000000000000000]
tmp_8_7         (icmp          ) [ 0000000000000000000]
tmp_56          (partselect    ) [ 0000000000000000000]
tmp_57          (add           ) [ 0000000000000000000]
tmp_58          (select        ) [ 0000000000000000000]
tmp_59          (select        ) [ 0000000000000000000]
out_p_V_load    (load          ) [ 0000000000000000000]
tmp_77          (trunc         ) [ 0000000000000000000]
tmp_19_s        (and           ) [ 0000000000000000000]
tmp_3           (or            ) [ 0000000000000000000]
p_Repl2_0_trunc (and           ) [ 0010000000010000000]
tmp_78          (bitselect     ) [ 0000000000000000000]
tmp_19_1        (and           ) [ 0000000000000000000]
tmp_4           (or            ) [ 0000000000000000000]
p_Repl2_1_trunc (and           ) [ 0010000000010000000]
tmp_79          (bitselect     ) [ 0000000000000000000]
tmp_19_2        (and           ) [ 0000000000000000000]
tmp_14          (or            ) [ 0000000000000000000]
p_Repl2_2_trunc (and           ) [ 0010000000010000000]
tmp_80          (bitselect     ) [ 0000000000000000000]
tmp_19_3        (and           ) [ 0000000000000000000]
tmp_15          (or            ) [ 0000000000000000000]
p_Repl2_3_trunc (and           ) [ 0010000000010000000]
tmp_81          (bitselect     ) [ 0000000000000000000]
tmp_19_4        (and           ) [ 0000000000000000000]
tmp_17          (or            ) [ 0000000000000000000]
p_Repl2_4_trunc (and           ) [ 0010000000010000000]
tmp_82          (bitselect     ) [ 0000000000000000000]
tmp_19_5        (and           ) [ 0000000000000000000]
tmp_18          (or            ) [ 0000000000000000000]
p_Repl2_5_trunc (and           ) [ 0010000000010000000]
tmp_83          (bitselect     ) [ 0000000000000000000]
tmp_19_6        (and           ) [ 0000000000000000000]
tmp_19          (or            ) [ 0000000000000000000]
p_Repl2_6_trunc (and           ) [ 0010000000010000000]
tmp_16_7        (icmp          ) [ 0000000000000000000]
tmp_84          (bitselect     ) [ 0000000000000000000]
tmp_19_7        (and           ) [ 0000000000000000000]
tmp_20          (or            ) [ 0000000000000000000]
p_Repl2_7_trunc (and           ) [ 0010000000010000000]
test_addr       (getelementptr ) [ 0000000000000000000]
p_Result_4_7    (bitconcatenate) [ 0000000000000000000]
StgValue_201    (store         ) [ 0000000000000000000]
p_Val2_4        (select        ) [ 0001111111001111111]
tmp_86          (trunc         ) [ 0000000000000000000]
tmp_12          (zext          ) [ 0000000000000000000]
StgValue_205    (store         ) [ 0000000000000000000]
tmp_87          (bitselect     ) [ 0001000000001000000]
tmp_88          (bitselect     ) [ 0001100000001100000]
tmp_89          (bitselect     ) [ 0001110000001110000]
tmp_90          (bitselect     ) [ 0001111000001111000]
tmp_91          (bitselect     ) [ 0001111100001111100]
tmp_92          (bitselect     ) [ 0001111110001111110]
tmp_93          (bitselect     ) [ 0001111111001111111]
tmp_22          (zext          ) [ 0000000000000000000]
test_addr_1     (getelementptr ) [ 0000000000000000000]
StgValue_215    (store         ) [ 0000000000000000000]
tmp_23          (zext          ) [ 0000000000000000000]
test_addr_2     (getelementptr ) [ 0000000000000000000]
StgValue_218    (store         ) [ 0000000000000000000]
tmp_25          (zext          ) [ 0000000000000000000]
test_addr_3     (getelementptr ) [ 0000000000000000000]
StgValue_221    (store         ) [ 0000000000000000000]
tmp_26          (zext          ) [ 0000000000000000000]
test_addr_4     (getelementptr ) [ 0000000000000000000]
StgValue_224    (store         ) [ 0000000000000000000]
tmp_27          (zext          ) [ 0000000000000000000]
test_addr_5     (getelementptr ) [ 0000000000000000000]
StgValue_227    (store         ) [ 0000000000000000000]
tmp_28          (zext          ) [ 0000000000000000000]
test_addr_6     (getelementptr ) [ 0000000000000000000]
StgValue_230    (store         ) [ 0000000000000000000]
StgValue_231    (specbitsmap   ) [ 0000000000000000000]
StgValue_232    (specbitsmap   ) [ 0000000000000000000]
StgValue_233    (specbitsmap   ) [ 0000000000000000000]
StgValue_234    (specbitsmap   ) [ 0000000000000000000]
StgValue_235    (specbitsmap   ) [ 0000000000000000000]
StgValue_236    (specbitsmap   ) [ 0000000000000000000]
StgValue_237    (spectopmodule ) [ 0000000000000000000]
StgValue_238    (specpipeline  ) [ 0000000000000000000]
StgValue_239    (specinterface ) [ 0000000000000000000]
StgValue_240    (specinterface ) [ 0000000000000000000]
StgValue_241    (specinterface ) [ 0000000000000000000]
StgValue_242    (specinterface ) [ 0000000000000000000]
StgValue_243    (specmemcore   ) [ 0000000000000000000]
StgValue_244    (specinterface ) [ 0000000000000000000]
StgValue_245    (specinterface ) [ 0000000000000000000]
StgValue_246    (specinterface ) [ 0000000000000000000]
StgValue_247    (specmemcore   ) [ 0000000000000000000]
StgValue_248    (write         ) [ 0000000000000000000]
tmp_29          (zext          ) [ 0000000000000000000]
test_addr_7     (getelementptr ) [ 0000000000000000000]
StgValue_251    (store         ) [ 0000000000000000000]
StgValue_252    (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_duty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_duty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_duty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_duty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="period">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="test">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_p_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_p_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="period_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="max_duty_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_duty_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="min_duty_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_duty_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_248_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="7"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_248/18 "/>
</bind>
</comp>

<comp id="141" class="1004" name="m_V_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load_1/1 m_V_load_2/2 m_V_load_3/3 m_V_load_4/4 m_V_load_5/5 m_V_load_6/6 m_V_load_7/7 m_V_load_8/8 m_V_load/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="m_V_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m_V_addr_3_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="m_V_addr_4_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="m_V_addr_5_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="m_V_addr_6_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_6/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="m_V_addr_7_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_7/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="m_V_addr_8_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_8/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="m_V_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="test_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/11 StgValue_215/12 StgValue_218/13 StgValue_221/14 StgValue_224/15 StgValue_227/16 StgValue_230/17 StgValue_251/18 "/>
</bind>
</comp>

<comp id="241" class="1004" name="test_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_1/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="test_addr_2_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_2/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="test_addr_3_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_3/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="test_addr_4_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_4/15 "/>
</bind>
</comp>

<comp id="277" class="1004" name="test_addr_5_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_5/16 "/>
</bind>
</comp>

<comp id="286" class="1004" name="test_addr_6_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_6/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="test_addr_7_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_addr_7/18 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Val2_8_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_76_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="acc_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_21_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_85_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_10_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_11_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="16" slack="0"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="StgValue_34_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="OP1_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="OP2_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_61_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="29" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="2"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_7_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="29" slack="0"/>
<pin id="384" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_V_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="29" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_31_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="33" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="1"/>
<pin id="402" dir="0" index="1" bw="13" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="33" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_24_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="0" index="2" bw="16" slack="0"/>
<pin id="425" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_30_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="0" index="2" bw="16" slack="0"/>
<pin id="433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="OP2_V_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_63_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="2"/>
<pin id="446" dir="0" index="1" bw="16" slack="2"/>
<pin id="447" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_16_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="2"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_5_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_V_2_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="29" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_62_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="33" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_8_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="13" slack="1"/>
<pin id="471" dir="0" index="1" bw="13" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_32_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="33" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_33_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_34_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="16" slack="0"/>
<pin id="494" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_35_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="16" slack="0"/>
<pin id="502" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="OP2_V_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_65_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_16_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="3"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_5_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="r_V_2_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="29" slack="2"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_2/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_64_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="33" slack="0"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_8_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="13" slack="1"/>
<pin id="536" dir="0" index="1" bw="13" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_2/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_36_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="33" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_37_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_38_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="0" index="2" bw="16" slack="0"/>
<pin id="559" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_39_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="16" slack="0"/>
<pin id="567" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="OP2_V_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_67_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_16_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="4"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_2/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_5_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_3/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="r_V_2_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="29" slack="3"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_3/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_66_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="33" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_8_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="1"/>
<pin id="601" dir="0" index="1" bw="13" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_3/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_40_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="33" slack="0"/>
<pin id="607" dir="0" index="2" bw="5" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_41_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_42_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="0" index="2" bw="16" slack="0"/>
<pin id="624" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_43_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="16" slack="0"/>
<pin id="632" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="OP2_V_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_69_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_16_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="5"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_3/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_5_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_4/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="r_V_2_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="29" slack="4"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_4/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_68_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="33" slack="0"/>
<pin id="659" dir="0" index="2" bw="7" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_8_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="1"/>
<pin id="666" dir="0" index="1" bw="13" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_4/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_44_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="33" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_45_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="16" slack="0"/>
<pin id="682" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_46_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="16" slack="0"/>
<pin id="689" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_47_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="0" index="2" bw="16" slack="0"/>
<pin id="697" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="OP2_V_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/7 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_71_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_16_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="6"/>
<pin id="710" dir="0" index="1" bw="16" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_4/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_5_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_5/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_V_2_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="29" slack="5"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_5/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_70_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="33" slack="0"/>
<pin id="724" dir="0" index="2" bw="7" slack="0"/>
<pin id="725" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_8_5_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="13" slack="1"/>
<pin id="731" dir="0" index="1" bw="13" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_5/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_48_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="0" index="1" bw="33" slack="0"/>
<pin id="737" dir="0" index="2" bw="5" slack="0"/>
<pin id="738" dir="0" index="3" bw="6" slack="0"/>
<pin id="739" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_49_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_50_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="0" index="2" bw="16" slack="0"/>
<pin id="754" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_51_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="16" slack="0"/>
<pin id="762" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="OP2_V_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_73_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_16_5_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="7"/>
<pin id="775" dir="0" index="1" bw="16" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_5/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_5_6_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_6/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="r_V_2_6_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="29" slack="6"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_6/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_72_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="33" slack="0"/>
<pin id="789" dir="0" index="2" bw="7" slack="0"/>
<pin id="790" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_8_6_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="13" slack="1"/>
<pin id="796" dir="0" index="1" bw="13" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_6/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_52_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="0" index="1" bw="33" slack="0"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_53_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_54_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="0" index="2" bw="16" slack="0"/>
<pin id="819" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_55_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="0" index="2" bw="16" slack="0"/>
<pin id="827" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_55/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="OP2_V_7_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_75_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_16_6_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="8"/>
<pin id="840" dir="0" index="1" bw="16" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_6/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="OP1_V_cast1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast1/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="p_shl_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="18" slack="0"/>
<pin id="849" dir="0" index="1" bw="16" slack="0"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_shl_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="18" slack="0"/>
<pin id="857" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="r_V_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="18" slack="0"/>
<pin id="861" dir="0" index="1" bw="16" slack="0"/>
<pin id="862" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="0"/>
<pin id="867" dir="0" index="1" bw="19" slack="0"/>
<pin id="868" dir="0" index="2" bw="5" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="0"/>
<pin id="877" dir="0" index="1" bw="6" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_5_7_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_7/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="r_V_2_7_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="29" slack="7"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_7/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_74_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="33" slack="0"/>
<pin id="892" dir="0" index="2" bw="7" slack="0"/>
<pin id="893" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_8_7_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="13" slack="1"/>
<pin id="899" dir="0" index="1" bw="13" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_7/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_56_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="0"/>
<pin id="904" dir="0" index="1" bw="33" slack="0"/>
<pin id="905" dir="0" index="2" bw="5" slack="0"/>
<pin id="906" dir="0" index="3" bw="6" slack="0"/>
<pin id="907" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_57_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="16" slack="0"/>
<pin id="915" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_58_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="0"/>
<pin id="921" dir="0" index="2" bw="16" slack="0"/>
<pin id="922" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_59_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="0" index="2" bw="16" slack="0"/>
<pin id="930" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="out_p_V_load_load_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_p_V_load/10 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_77_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_19_s_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="7"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_s/10 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="7"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_Repl2_0_trunc_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="9"/>
<pin id="955" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_0_trunc/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_78_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/10 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_19_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="6"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_1/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_4_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="7"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_Repl2_1_trunc_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="9"/>
<pin id="978" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_1_trunc/10 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_79_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="0" index="2" bw="3" slack="0"/>
<pin id="984" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/10 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_19_2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="5"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_2/10 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_14_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="7"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="p_Repl2_2_trunc_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="9"/>
<pin id="1001" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_2_trunc/10 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_80_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="0" index="2" bw="3" slack="0"/>
<pin id="1007" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/10 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_19_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="4"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_3/10 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_15_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="7"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="p_Repl2_3_trunc_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="9"/>
<pin id="1024" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_3_trunc/10 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_81_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="4" slack="0"/>
<pin id="1030" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/10 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_19_4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="3"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_4/10 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_17_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="7"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_Repl2_4_trunc_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="9"/>
<pin id="1047" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_4_trunc/10 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_82_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="8" slack="0"/>
<pin id="1052" dir="0" index="2" bw="4" slack="0"/>
<pin id="1053" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/10 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_19_5_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="2"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_5/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_18_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="7"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="p_Repl2_5_trunc_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="9"/>
<pin id="1070" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_5_trunc/10 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_83_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="0"/>
<pin id="1075" dir="0" index="2" bw="4" slack="0"/>
<pin id="1076" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/10 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_19_6_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="1"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_6/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_19_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="7"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="p_Repl2_6_trunc_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="9"/>
<pin id="1093" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_6_trunc/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_16_7_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="9"/>
<pin id="1097" dir="0" index="1" bw="16" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_7/10 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_84_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="8" slack="0"/>
<pin id="1103" dir="0" index="2" bw="4" slack="0"/>
<pin id="1104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/10 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_19_7_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19_7/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_20_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="7"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="p_Repl2_7_trunc_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="9"/>
<pin id="1122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_7_trunc/10 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="p_Result_4_7_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="1"/>
<pin id="1127" dir="0" index="2" bw="1" slack="1"/>
<pin id="1128" dir="0" index="3" bw="1" slack="1"/>
<pin id="1129" dir="0" index="4" bw="1" slack="1"/>
<pin id="1130" dir="0" index="5" bw="1" slack="1"/>
<pin id="1131" dir="0" index="6" bw="1" slack="1"/>
<pin id="1132" dir="0" index="7" bw="1" slack="1"/>
<pin id="1133" dir="0" index="8" bw="1" slack="1"/>
<pin id="1134" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4_7/11 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="StgValue_201_store_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/11 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_Val2_4_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="0" index="2" bw="8" slack="0"/>
<pin id="1146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/11 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_86_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="0"/>
<pin id="1151" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/11 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_12_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_87_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="8" slack="0"/>
<pin id="1161" dir="0" index="2" bw="1" slack="0"/>
<pin id="1162" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/11 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_88_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="8" slack="0"/>
<pin id="1169" dir="0" index="2" bw="3" slack="0"/>
<pin id="1170" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/11 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_89_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="8" slack="0"/>
<pin id="1177" dir="0" index="2" bw="3" slack="0"/>
<pin id="1178" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/11 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_90_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="0"/>
<pin id="1184" dir="0" index="1" bw="8" slack="0"/>
<pin id="1185" dir="0" index="2" bw="4" slack="0"/>
<pin id="1186" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/11 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp_91_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="8" slack="0"/>
<pin id="1193" dir="0" index="2" bw="4" slack="0"/>
<pin id="1194" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/11 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_92_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="8" slack="0"/>
<pin id="1201" dir="0" index="2" bw="4" slack="0"/>
<pin id="1202" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/11 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_93_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="8" slack="0"/>
<pin id="1209" dir="0" index="2" bw="4" slack="0"/>
<pin id="1210" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/11 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_22_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_23_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="2"/>
<pin id="1220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_25_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="3"/>
<pin id="1224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_26_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="4"/>
<pin id="1228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_27_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="5"/>
<pin id="1232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/16 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp_28_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="6"/>
<pin id="1236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_29_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="7"/>
<pin id="1240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/18 "/>
</bind>
</comp>

<comp id="1242" class="1007" name="p_Val2_s_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="0"/>
<pin id="1244" dir="0" index="1" bw="16" slack="0"/>
<pin id="1245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="1249" class="1007" name="p_Val2_1_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="0" index="1" bw="16" slack="1"/>
<pin id="1252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="p_Val2_2_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="16" slack="0"/>
<pin id="1257" dir="0" index="1" bw="16" slack="2"/>
<pin id="1258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="1261" class="1007" name="p_Val2_s_6_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="0"/>
<pin id="1263" dir="0" index="1" bw="16" slack="3"/>
<pin id="1264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_6/5 "/>
</bind>
</comp>

<comp id="1267" class="1007" name="p_Val2_3_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="16" slack="0"/>
<pin id="1269" dir="0" index="1" bw="16" slack="4"/>
<pin id="1270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="1273" class="1007" name="p_Val2_5_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="0"/>
<pin id="1275" dir="0" index="1" bw="16" slack="5"/>
<pin id="1276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="1279" class="1007" name="p_Val2_6_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="0"/>
<pin id="1281" dir="0" index="1" bw="16" slack="6"/>
<pin id="1282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/8 "/>
</bind>
</comp>

<comp id="1285" class="1007" name="p_Val2_7_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="0"/>
<pin id="1287" dir="0" index="1" bw="16" slack="7"/>
<pin id="1288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/9 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="1"/>
<pin id="1293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="p_Val2_8_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="16" slack="2"/>
<pin id="1298" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="m_V_addr_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="4" slack="1"/>
<pin id="1304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="acc_load_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="16" slack="2"/>
<pin id="1309" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_21_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="9"/>
<pin id="1322" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="OP1_V_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="1343" class="1005" name="p_Val2_s_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="1"/>
<pin id="1345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_61_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="13" slack="1"/>
<pin id="1350" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="m_V_addr_2_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="4" slack="1"/>
<pin id="1355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_7_cast_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="33" slack="1"/>
<pin id="1360" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="1369" class="1005" name="p_Val2_1_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_63_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="13" slack="1"/>
<pin id="1376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="m_V_addr_3_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="1"/>
<pin id="1381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_13_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="7"/>
<pin id="1386" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_16_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="7"/>
<pin id="1398" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="p_Val2_2_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_65_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="13" slack="1"/>
<pin id="1408" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="m_V_addr_4_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="4" slack="1"/>
<pin id="1413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="tmp_16_1_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="6"/>
<pin id="1418" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_16_1 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="p_Val2_s_6_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="1"/>
<pin id="1423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_6 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="tmp_67_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="13" slack="1"/>
<pin id="1428" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="m_V_addr_5_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="4" slack="1"/>
<pin id="1433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_5 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="tmp_16_2_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="5"/>
<pin id="1438" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_16_2 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_Val2_3_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="1"/>
<pin id="1443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_69_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="13" slack="1"/>
<pin id="1448" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="m_V_addr_6_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="4" slack="1"/>
<pin id="1453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_6 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="tmp_16_3_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="4"/>
<pin id="1458" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_16_3 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="p_Val2_5_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_71_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="13" slack="1"/>
<pin id="1468" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="m_V_addr_7_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="4" slack="1"/>
<pin id="1473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_7 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="tmp_16_4_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="3"/>
<pin id="1478" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16_4 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="p_Val2_6_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="1"/>
<pin id="1483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_73_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="13" slack="1"/>
<pin id="1488" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="m_V_addr_8_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="4" slack="1"/>
<pin id="1493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_8 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="tmp_16_5_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="2"/>
<pin id="1498" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_5 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="m_V_addr_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="4" slack="1"/>
<pin id="1503" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Val2_7_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_75_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="13" slack="1"/>
<pin id="1513" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_16_6_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="1"/>
<pin id="1518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_6 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="icmp_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1526" class="1005" name="p_Repl2_0_trunc_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_0_trunc "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_Repl2_1_trunc_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="1"/>
<pin id="1533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1_trunc "/>
</bind>
</comp>

<comp id="1536" class="1005" name="p_Repl2_2_trunc_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="1"/>
<pin id="1538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2_trunc "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_Repl2_3_trunc_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="1"/>
<pin id="1543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_3_trunc "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_Repl2_4_trunc_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="1"/>
<pin id="1548" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_4_trunc "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_Repl2_5_trunc_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="1"/>
<pin id="1553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_5_trunc "/>
</bind>
</comp>

<comp id="1556" class="1005" name="p_Repl2_6_trunc_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_6_trunc "/>
</bind>
</comp>

<comp id="1561" class="1005" name="p_Repl2_7_trunc_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="1"/>
<pin id="1563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_7_trunc "/>
</bind>
</comp>

<comp id="1566" class="1005" name="p_Val2_4_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="7"/>
<pin id="1568" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="tmp_87_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="1"/>
<pin id="1573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="tmp_88_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="2"/>
<pin id="1578" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_89_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="1" slack="3"/>
<pin id="1583" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_90_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="4"/>
<pin id="1588" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_91_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="5"/>
<pin id="1593" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_92_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="6"/>
<pin id="1598" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="tmp_93_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="7"/>
<pin id="1603" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="114" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="308"><net_src comp="122" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="128" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="128" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="122" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="318" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="116" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="322" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="322" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="336" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="149" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="372" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="386" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="405" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="400" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="405" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="392" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="405" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="149" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="452"><net_src comp="429" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="30" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="34" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="456" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="488"><net_src comp="20" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="474" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="469" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="474" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="461" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="490" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="474" pin="4"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="149" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="498" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="30" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="32" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="28" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="34" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="521" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="553"><net_src comp="20" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="539" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="534" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="539" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="549" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="526" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="555" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="539" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="149" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="563" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="30" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="32" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="586" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="36" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="38" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="618"><net_src comp="20" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="604" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="599" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="604" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="591" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="620" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="604" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="149" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="628" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="30" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="32" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="28" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="34" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="651" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="36" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="38" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="683"><net_src comp="20" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="669" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="664" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="669" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="679" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="698"><net_src comp="656" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="685" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="669" pin="4"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="149" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="712"><net_src comp="693" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="30" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="32" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="28" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="34" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="716" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="36" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="38" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="748"><net_src comp="20" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="734" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="729" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="734" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="744" pin="2"/><net_sink comp="750" pin=2"/></net>

<net id="763"><net_src comp="721" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="750" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="734" pin="4"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="149" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="777"><net_src comp="758" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="785"><net_src comp="778" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="30" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="781" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="32" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="28" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="34" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="781" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="36" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="38" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="813"><net_src comp="20" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="799" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="794" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="799" pin="4"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="809" pin="2"/><net_sink comp="815" pin=2"/></net>

<net id="828"><net_src comp="786" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="815" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="799" pin="4"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="149" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="842"><net_src comp="823" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="149" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="54" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="149" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="56" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="847" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="843" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="871"><net_src comp="58" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="36" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="60" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="879"><net_src comp="865" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="62" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="888"><net_src comp="881" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="30" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="884" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="32" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="901"><net_src comp="28" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="34" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="884" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="36" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="38" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="916"><net_src comp="20" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="902" pin="4"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="897" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="902" pin="4"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="912" pin="2"/><net_sink comp="918" pin=2"/></net>

<net id="931"><net_src comp="889" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="918" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="902" pin="4"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="14" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="942" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="962"><net_src comp="64" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="934" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="66" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="957" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="965" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="970" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="985"><net_src comp="64" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="934" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="68" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="980" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="988" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1008"><net_src comp="64" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="934" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="70" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1031"><net_src comp="64" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="934" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="72" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1038"><net_src comp="1026" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1048"><net_src comp="1039" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1054"><net_src comp="64" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="934" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="74" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1061"><net_src comp="1049" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1077"><net_src comp="64" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="934" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="76" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1084"><net_src comp="1072" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1094"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="926" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="64" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="934" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="78" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1112"><net_src comp="1100" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1095" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1135"><net_src comp="80" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1140"><net_src comp="1124" pin="9"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="14" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1147"><net_src comp="82" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="1124" pin="9"/><net_sink comp="1142" pin=2"/></net>

<net id="1152"><net_src comp="1142" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1149" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1163"><net_src comp="64" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1142" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="66" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1171"><net_src comp="64" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1142" pin="3"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="68" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1179"><net_src comp="64" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="1142" pin="3"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="70" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1187"><net_src comp="64" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="1142" pin="3"/><net_sink comp="1182" pin=1"/></net>

<net id="1189"><net_src comp="72" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1195"><net_src comp="64" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="1142" pin="3"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="74" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1203"><net_src comp="64" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1142" pin="3"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="76" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1211"><net_src comp="64" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="1142" pin="3"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="78" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1217"><net_src comp="1214" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1221"><net_src comp="1218" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1225"><net_src comp="1222" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1229"><net_src comp="1226" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1233"><net_src comp="1230" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1237"><net_src comp="1234" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1241"><net_src comp="1238" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1246"><net_src comp="365" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="362" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1248"><net_src comp="1242" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="1253"><net_src comp="437" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="1259"><net_src comp="506" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="1265"><net_src comp="571" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="1261" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="1271"><net_src comp="636" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="1277"><net_src comp="701" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="1283"><net_src comp="766" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="1289"><net_src comp="831" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="1294"><net_src comp="310" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1299"><net_src comp="314" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1305"><net_src comp="141" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1310"><net_src comp="322" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1313"><net_src comp="1307" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1314"><net_src comp="1307" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1315"><net_src comp="1307" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1316"><net_src comp="1307" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1317"><net_src comp="1307" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1318"><net_src comp="1307" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1319"><net_src comp="1307" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1323"><net_src comp="326" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1328"><net_src comp="1320" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1329"><net_src comp="1320" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1330"><net_src comp="1320" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1331"><net_src comp="1320" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1335"><net_src comp="362" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1339"><net_src comp="1332" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1340"><net_src comp="1332" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1341"><net_src comp="1332" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1342"><net_src comp="1332" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1346"><net_src comp="1242" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1351"><net_src comp="369" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1356"><net_src comp="155" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1361"><net_src comp="382" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1364"><net_src comp="1358" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1365"><net_src comp="1358" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1366"><net_src comp="1358" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1367"><net_src comp="1358" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1368"><net_src comp="1358" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1372"><net_src comp="1249" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1377"><net_src comp="441" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1382"><net_src comp="164" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1387"><net_src comp="444" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1390"><net_src comp="1384" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1391"><net_src comp="1384" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1392"><net_src comp="1384" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1393"><net_src comp="1384" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1394"><net_src comp="1384" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1395"><net_src comp="1384" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1399"><net_src comp="448" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1404"><net_src comp="1255" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1409"><net_src comp="510" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1414"><net_src comp="173" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1419"><net_src comp="513" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1424"><net_src comp="1261" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1429"><net_src comp="575" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1434"><net_src comp="182" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1439"><net_src comp="578" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1444"><net_src comp="1267" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1449"><net_src comp="640" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1454"><net_src comp="191" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1459"><net_src comp="643" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1464"><net_src comp="1273" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1469"><net_src comp="705" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1474"><net_src comp="200" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1479"><net_src comp="708" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1484"><net_src comp="1279" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1489"><net_src comp="770" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1494"><net_src comp="209" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1499"><net_src comp="773" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1504"><net_src comp="218" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1509"><net_src comp="1285" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1514"><net_src comp="835" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1519"><net_src comp="838" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1524"><net_src comp="875" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1529"><net_src comp="952" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1124" pin=8"/></net>

<net id="1534"><net_src comp="975" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1124" pin=7"/></net>

<net id="1539"><net_src comp="998" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1124" pin=6"/></net>

<net id="1544"><net_src comp="1021" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1124" pin=5"/></net>

<net id="1549"><net_src comp="1044" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1124" pin=4"/></net>

<net id="1554"><net_src comp="1067" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1124" pin=3"/></net>

<net id="1559"><net_src comp="1090" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1124" pin=2"/></net>

<net id="1564"><net_src comp="1119" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1569"><net_src comp="1142" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="1574"><net_src comp="1158" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1579"><net_src comp="1166" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1584"><net_src comp="1174" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1589"><net_src comp="1182" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1594"><net_src comp="1190" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1599"><net_src comp="1198" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1604"><net_src comp="1206" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {18 }
	Port: test | {11 12 13 14 15 16 17 18 }
	Port: acc | {1 }
	Port: out_p_V | {11 }
 - Input state : 
	Port: pwm : min_duty | {1 }
	Port: pwm : max_duty | {1 }
	Port: pwm : period | {1 }
	Port: pwm : m_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: pwm : acc | {1 }
	Port: pwm : out_p_V | {10 }
  - Chain level:
	State 1
		tmp_2 : 1
		m_V_load_1 : 1
		tmp_21 : 1
		tmp_s : 1
		tmp_10 : 1
		tmp_11 : 2
		StgValue_34 : 3
	State 2
		OP2_V : 1
		p_Val2_s : 2
		tmp_61 : 3
		m_V_load_2 : 1
	State 3
		tmp_7_cast : 1
		r_V_2 : 2
		tmp_31 : 3
		tmp_6 : 3
		tmp_9 : 4
		tmp_24 : 5
		tmp_30 : 6
		OP2_V_1 : 1
		p_Val2_1 : 2
		tmp_63 : 3
		m_V_load_3 : 1
		tmp_16 : 7
	State 4
		r_V_2_1 : 1
		tmp_62 : 2
		tmp_32 : 2
		tmp_33 : 3
		tmp_34 : 4
		tmp_35 : 5
		OP2_V_2 : 1
		p_Val2_2 : 2
		tmp_65 : 3
		m_V_load_4 : 1
		tmp_16_1 : 6
	State 5
		r_V_2_2 : 1
		tmp_64 : 2
		tmp_36 : 2
		tmp_37 : 3
		tmp_38 : 4
		tmp_39 : 5
		OP2_V_3 : 1
		p_Val2_s_6 : 2
		tmp_67 : 3
		m_V_load_5 : 1
		tmp_16_2 : 6
	State 6
		r_V_2_3 : 1
		tmp_66 : 2
		tmp_40 : 2
		tmp_41 : 3
		tmp_42 : 4
		tmp_43 : 5
		OP2_V_4 : 1
		p_Val2_3 : 2
		tmp_69 : 3
		m_V_load_6 : 1
		tmp_16_3 : 6
	State 7
		r_V_2_4 : 1
		tmp_68 : 2
		tmp_44 : 2
		tmp_45 : 3
		tmp_46 : 4
		tmp_47 : 5
		OP2_V_5 : 1
		p_Val2_5 : 2
		tmp_71 : 3
		m_V_load_7 : 1
		tmp_16_4 : 6
	State 8
		r_V_2_5 : 1
		tmp_70 : 2
		tmp_48 : 2
		tmp_49 : 3
		tmp_50 : 4
		tmp_51 : 5
		OP2_V_6 : 1
		p_Val2_6 : 2
		tmp_73 : 3
		m_V_load_8 : 1
		tmp_16_5 : 6
	State 9
		m_V_load : 1
		r_V_2_6 : 1
		tmp_72 : 2
		tmp_52 : 2
		tmp_53 : 3
		tmp_54 : 4
		tmp_55 : 5
		OP2_V_7 : 1
		p_Val2_7 : 2
		tmp_75 : 3
		tmp_16_6 : 6
	State 10
		OP1_V_cast1 : 1
		p_shl : 1
		p_shl_cast : 2
		r_V : 3
		tmp : 4
		icmp : 5
		r_V_2_7 : 1
		tmp_74 : 2
		tmp_56 : 2
		tmp_57 : 3
		tmp_58 : 4
		tmp_59 : 5
		tmp_77 : 1
		tmp_19_s : 2
		tmp_3 : 2
		p_Repl2_0_trunc : 2
		tmp_78 : 1
		tmp_19_1 : 2
		tmp_4 : 2
		p_Repl2_1_trunc : 2
		tmp_79 : 1
		tmp_19_2 : 2
		tmp_14 : 2
		p_Repl2_2_trunc : 2
		tmp_80 : 1
		tmp_19_3 : 2
		tmp_15 : 2
		p_Repl2_3_trunc : 2
		tmp_81 : 1
		tmp_19_4 : 2
		tmp_17 : 2
		p_Repl2_4_trunc : 2
		tmp_82 : 1
		tmp_19_5 : 2
		tmp_18 : 2
		p_Repl2_5_trunc : 2
		tmp_83 : 1
		tmp_19_6 : 2
		tmp_19 : 2
		p_Repl2_6_trunc : 2
		tmp_16_7 : 6
		tmp_84 : 1
		tmp_19_7 : 7
		tmp_20 : 7
		p_Repl2_7_trunc : 7
	State 11
		StgValue_201 : 1
		p_Val2_4 : 1
		tmp_86 : 2
		tmp_12 : 3
		StgValue_205 : 4
		tmp_87 : 2
		tmp_88 : 2
		tmp_89 : 2
		tmp_90 : 2
		tmp_91 : 2
		tmp_92 : 2
		tmp_93 : 2
	State 12
		StgValue_215 : 1
	State 13
		StgValue_218 : 1
	State 14
		StgValue_221 : 1
	State 15
		StgValue_224 : 1
	State 16
		StgValue_227 : 1
	State 17
		StgValue_230 : 1
	State 18
		StgValue_251 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_10_fu_342       |    0    |    0    |    23   |
|          |        r_V_2_fu_386       |    0    |    0    |    39   |
|          |        tmp_9_fu_415       |    0    |    0    |    23   |
|          |       r_V_2_1_fu_456      |    0    |    0    |    39   |
|          |       tmp_33_fu_484       |    0    |    0    |    23   |
|          |       r_V_2_2_fu_521      |    0    |    0    |    39   |
|          |       tmp_37_fu_549       |    0    |    0    |    23   |
|          |       r_V_2_3_fu_586      |    0    |    0    |    39   |
|    add   |       tmp_41_fu_614       |    0    |    0    |    23   |
|          |       r_V_2_4_fu_651      |    0    |    0    |    39   |
|          |       tmp_45_fu_679       |    0    |    0    |    23   |
|          |       r_V_2_5_fu_716      |    0    |    0    |    39   |
|          |       tmp_49_fu_744       |    0    |    0    |    23   |
|          |       r_V_2_6_fu_781      |    0    |    0    |    39   |
|          |       tmp_53_fu_809       |    0    |    0    |    23   |
|          |       r_V_2_7_fu_884      |    0    |    0    |    39   |
|          |       tmp_57_fu_912       |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_11_fu_348       |    0    |    0    |    16   |
|          |       tmp_24_fu_421       |    0    |    0    |    16   |
|          |       tmp_30_fu_429       |    0    |    0    |    16   |
|          |       tmp_34_fu_490       |    0    |    0    |    16   |
|          |       tmp_35_fu_498       |    0    |    0    |    16   |
|          |       tmp_38_fu_555       |    0    |    0    |    16   |
|          |       tmp_39_fu_563       |    0    |    0    |    16   |
|          |       tmp_42_fu_620       |    0    |    0    |    16   |
|  select  |       tmp_43_fu_628       |    0    |    0    |    16   |
|          |       tmp_46_fu_685       |    0    |    0    |    16   |
|          |       tmp_47_fu_693       |    0    |    0    |    16   |
|          |       tmp_50_fu_750       |    0    |    0    |    16   |
|          |       tmp_51_fu_758       |    0    |    0    |    16   |
|          |       tmp_54_fu_815       |    0    |    0    |    16   |
|          |       tmp_55_fu_823       |    0    |    0    |    16   |
|          |       tmp_58_fu_918       |    0    |    0    |    16   |
|          |       tmp_59_fu_926       |    0    |    0    |    16   |
|          |      p_Val2_4_fu_1142     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_21_fu_326       |    0    |    0    |    13   |
|          |        tmp_s_fu_336       |    0    |    0    |    13   |
|          |        tmp_8_fu_400       |    0    |    0    |    13   |
|          |       tmp_13_fu_444       |    0    |    0    |    13   |
|          |       tmp_16_fu_448       |    0    |    0    |    13   |
|          |       tmp_8_1_fu_469      |    0    |    0    |    13   |
|          |      tmp_16_1_fu_513      |    0    |    0    |    13   |
|          |       tmp_8_2_fu_534      |    0    |    0    |    13   |
|          |      tmp_16_2_fu_578      |    0    |    0    |    13   |
|   icmp   |       tmp_8_3_fu_599      |    0    |    0    |    13   |
|          |      tmp_16_3_fu_643      |    0    |    0    |    13   |
|          |       tmp_8_4_fu_664      |    0    |    0    |    13   |
|          |      tmp_16_4_fu_708      |    0    |    0    |    13   |
|          |       tmp_8_5_fu_729      |    0    |    0    |    13   |
|          |      tmp_16_5_fu_773      |    0    |    0    |    13   |
|          |       tmp_8_6_fu_794      |    0    |    0    |    13   |
|          |      tmp_16_6_fu_838      |    0    |    0    |    13   |
|          |        icmp_fu_875        |    0    |    0    |    11   |
|          |       tmp_8_7_fu_897      |    0    |    0    |    13   |
|          |      tmp_16_7_fu_1095     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        tmp_1_fu_304       |    0    |    0    |    39   |
|          |         r_V_fu_859        |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_19_s_fu_942      |    0    |    0    |    2    |
|          |   p_Repl2_0_trunc_fu_952  |    0    |    0    |    2    |
|          |      tmp_19_1_fu_965      |    0    |    0    |    2    |
|          |   p_Repl2_1_trunc_fu_975  |    0    |    0    |    2    |
|          |      tmp_19_2_fu_988      |    0    |    0    |    2    |
|          |   p_Repl2_2_trunc_fu_998  |    0    |    0    |    2    |
|          |      tmp_19_3_fu_1011     |    0    |    0    |    2    |
|    and   |  p_Repl2_3_trunc_fu_1021  |    0    |    0    |    2    |
|          |      tmp_19_4_fu_1034     |    0    |    0    |    2    |
|          |  p_Repl2_4_trunc_fu_1044  |    0    |    0    |    2    |
|          |      tmp_19_5_fu_1057     |    0    |    0    |    2    |
|          |  p_Repl2_5_trunc_fu_1067  |    0    |    0    |    2    |
|          |      tmp_19_6_fu_1080     |    0    |    0    |    2    |
|          |  p_Repl2_6_trunc_fu_1090  |    0    |    0    |    2    |
|          |      tmp_19_7_fu_1108     |    0    |    0    |    2    |
|          |  p_Repl2_7_trunc_fu_1119  |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_947       |    0    |    0    |    2    |
|          |        tmp_4_fu_970       |    0    |    0    |    2    |
|          |       tmp_14_fu_993       |    0    |    0    |    2    |
|    or    |       tmp_15_fu_1016      |    0    |    0    |    2    |
|          |       tmp_17_fu_1039      |    0    |    0    |    2    |
|          |       tmp_18_fu_1062      |    0    |    0    |    2    |
|          |       tmp_19_fu_1085      |    0    |    0    |    2    |
|          |       tmp_20_fu_1114      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_s_fu_1242     |    1    |    0    |    0    |
|          |      p_Val2_1_fu_1249     |    1    |    0    |    0    |
|          |      p_Val2_2_fu_1255     |    1    |    0    |    0    |
|    mul   |     p_Val2_s_6_fu_1261    |    1    |    0    |    0    |
|          |      p_Val2_3_fu_1267     |    1    |    0    |    0    |
|          |      p_Val2_5_fu_1273     |    1    |    0    |    0    |
|          |      p_Val2_6_fu_1279     |    1    |    0    |    0    |
|          |      p_Val2_7_fu_1285     |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  period_read_read_fu_116  |    0    |    0    |    0    |
|   read   | max_duty_read_read_fu_122 |    0    |    0    |    0    |
|          | min_duty_read_read_fu_128 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_248_write_fu_134 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_310       |    0    |    0    |    0    |
|          |      p_Val2_8_fu_314      |    0    |    0    |    0    |
|          |       tmp_76_fu_318       |    0    |    0    |    0    |
|          |       tmp_85_fu_332       |    0    |    0    |    0    |
|          |       tmp_61_fu_369       |    0    |    0    |    0    |
|          |       tmp_63_fu_441       |    0    |    0    |    0    |
|   trunc  |       tmp_65_fu_510       |    0    |    0    |    0    |
|          |       tmp_67_fu_575       |    0    |    0    |    0    |
|          |       tmp_69_fu_640       |    0    |    0    |    0    |
|          |       tmp_71_fu_705       |    0    |    0    |    0    |
|          |       tmp_73_fu_770       |    0    |    0    |    0    |
|          |       tmp_75_fu_835       |    0    |    0    |    0    |
|          |       tmp_77_fu_938       |    0    |    0    |    0    |
|          |       tmp_86_fu_1149      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        OP1_V_fu_362       |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_382     |    0    |    0    |    0    |
|          |       tmp_12_fu_1153      |    0    |    0    |    0    |
|          |       tmp_22_fu_1214      |    0    |    0    |    0    |
|   zext   |       tmp_23_fu_1218      |    0    |    0    |    0    |
|          |       tmp_25_fu_1222      |    0    |    0    |    0    |
|          |       tmp_26_fu_1226      |    0    |    0    |    0    |
|          |       tmp_27_fu_1230      |    0    |    0    |    0    |
|          |       tmp_28_fu_1234      |    0    |    0    |    0    |
|          |       tmp_29_fu_1238      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        OP2_V_fu_365       |    0    |    0    |    0    |
|          |        tmp_5_fu_372       |    0    |    0    |    0    |
|          |       OP2_V_1_fu_437      |    0    |    0    |    0    |
|          |       tmp_5_1_fu_453      |    0    |    0    |    0    |
|          |       OP2_V_2_fu_506      |    0    |    0    |    0    |
|          |       tmp_5_2_fu_518      |    0    |    0    |    0    |
|          |       OP2_V_3_fu_571      |    0    |    0    |    0    |
|          |       tmp_5_3_fu_583      |    0    |    0    |    0    |
|   sext   |       OP2_V_4_fu_636      |    0    |    0    |    0    |
|          |       tmp_5_4_fu_648      |    0    |    0    |    0    |
|          |       OP2_V_5_fu_701      |    0    |    0    |    0    |
|          |       tmp_5_5_fu_713      |    0    |    0    |    0    |
|          |       OP2_V_6_fu_766      |    0    |    0    |    0    |
|          |       tmp_5_6_fu_778      |    0    |    0    |    0    |
|          |       OP2_V_7_fu_831      |    0    |    0    |    0    |
|          |     OP1_V_cast1_fu_843    |    0    |    0    |    0    |
|          |     p_shl_cast_fu_855     |    0    |    0    |    0    |
|          |       tmp_5_7_fu_881      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_7_fu_375       |    0    |    0    |    0    |
|bitconcatenate|        p_shl_fu_847       |    0    |    0    |    0    |
|          |    p_Result_4_7_fu_1124   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_31_fu_392       |    0    |    0    |    0    |
|          |       tmp_62_fu_461       |    0    |    0    |    0    |
|          |       tmp_64_fu_526       |    0    |    0    |    0    |
|          |       tmp_66_fu_591       |    0    |    0    |    0    |
|          |       tmp_68_fu_656       |    0    |    0    |    0    |
|          |       tmp_70_fu_721       |    0    |    0    |    0    |
|          |       tmp_72_fu_786       |    0    |    0    |    0    |
|          |       tmp_74_fu_889       |    0    |    0    |    0    |
|          |       tmp_78_fu_957       |    0    |    0    |    0    |
|          |       tmp_79_fu_980       |    0    |    0    |    0    |
| bitselect|       tmp_80_fu_1003      |    0    |    0    |    0    |
|          |       tmp_81_fu_1026      |    0    |    0    |    0    |
|          |       tmp_82_fu_1049      |    0    |    0    |    0    |
|          |       tmp_83_fu_1072      |    0    |    0    |    0    |
|          |       tmp_84_fu_1100      |    0    |    0    |    0    |
|          |       tmp_87_fu_1158      |    0    |    0    |    0    |
|          |       tmp_88_fu_1166      |    0    |    0    |    0    |
|          |       tmp_89_fu_1174      |    0    |    0    |    0    |
|          |       tmp_90_fu_1182      |    0    |    0    |    0    |
|          |       tmp_91_fu_1190      |    0    |    0    |    0    |
|          |       tmp_92_fu_1198      |    0    |    0    |    0    |
|          |       tmp_93_fu_1206      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_405       |    0    |    0    |    0    |
|          |       tmp_32_fu_474       |    0    |    0    |    0    |
|          |       tmp_36_fu_539       |    0    |    0    |    0    |
|          |       tmp_40_fu_604       |    0    |    0    |    0    |
|partselect|       tmp_44_fu_669       |    0    |    0    |    0    |
|          |       tmp_48_fu_734       |    0    |    0    |    0    |
|          |       tmp_52_fu_799       |    0    |    0    |    0    |
|          |         tmp_fu_865        |    0    |    0    |    0    |
|          |       tmp_56_fu_902       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    8    |    0    |   1169  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     OP1_V_reg_1332     |   32   |
|    acc_load_reg_1307   |   16   |
|      icmp_reg_1521     |    1   |
|   m_V_addr_1_reg_1302  |    4   |
|   m_V_addr_2_reg_1353  |    4   |
|   m_V_addr_3_reg_1379  |    4   |
|   m_V_addr_4_reg_1411  |    4   |
|   m_V_addr_5_reg_1431  |    4   |
|   m_V_addr_6_reg_1451  |    4   |
|   m_V_addr_7_reg_1471  |    4   |
|   m_V_addr_8_reg_1491  |    4   |
|    m_V_addr_reg_1501   |    4   |
|p_Repl2_0_trunc_reg_1526|    1   |
|p_Repl2_1_trunc_reg_1531|    1   |
|p_Repl2_2_trunc_reg_1536|    1   |
|p_Repl2_3_trunc_reg_1541|    1   |
|p_Repl2_4_trunc_reg_1546|    1   |
|p_Repl2_5_trunc_reg_1551|    1   |
|p_Repl2_6_trunc_reg_1556|    1   |
|p_Repl2_7_trunc_reg_1561|    1   |
|    p_Val2_1_reg_1369   |   32   |
|    p_Val2_2_reg_1401   |   32   |
|    p_Val2_3_reg_1441   |   32   |
|    p_Val2_4_reg_1566   |    8   |
|    p_Val2_5_reg_1461   |   32   |
|    p_Val2_6_reg_1481   |   32   |
|    p_Val2_7_reg_1506   |   32   |
|    p_Val2_8_reg_1296   |   16   |
|   p_Val2_s_6_reg_1421  |   32   |
|    p_Val2_s_reg_1343   |   32   |
|     tmp_13_reg_1384    |    1   |
|    tmp_16_1_reg_1416   |    1   |
|    tmp_16_2_reg_1436   |    1   |
|    tmp_16_3_reg_1456   |    1   |
|    tmp_16_4_reg_1476   |    1   |
|    tmp_16_5_reg_1496   |    1   |
|    tmp_16_6_reg_1516   |    1   |
|     tmp_16_reg_1396    |    1   |
|     tmp_21_reg_1320    |    1   |
|     tmp_2_reg_1291     |   16   |
|     tmp_61_reg_1348    |   13   |
|     tmp_63_reg_1374    |   13   |
|     tmp_65_reg_1406    |   13   |
|     tmp_67_reg_1426    |   13   |
|     tmp_69_reg_1446    |   13   |
|     tmp_71_reg_1466    |   13   |
|     tmp_73_reg_1486    |   13   |
|     tmp_75_reg_1511    |   13   |
|   tmp_7_cast_reg_1358  |   33   |
|     tmp_87_reg_1571    |    1   |
|     tmp_88_reg_1576    |    1   |
|     tmp_89_reg_1581    |    1   |
|     tmp_90_reg_1586    |    1   |
|     tmp_91_reg_1591    |    1   |
|     tmp_92_reg_1596    |    1   |
|     tmp_93_reg_1601    |    1   |
+------------------------+--------+
|          Total         |   542  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |  18  |   4  |   72   ||    89   |
| grp_access_fu_235 |  p0  |   8  |  12  |   96   ||    41   |
| grp_access_fu_235 |  p1  |   8  |  32  |   256  ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   424  ||  6.2688 ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |  1169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   171  |
|  Register |    -   |    -   |   542  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   542  |  1340  |
+-----------+--------+--------+--------+--------+
