

================================================================
== Vivado HLS Report for 'flashCmdAggregator'
================================================================
* Date:           Fri Nov  2 21:45:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        flashModel_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.40|     2.391|        0.80|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i46* @flashAggregateMemCmd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %wrCmdIn_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %rdCmdIn_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i48P(i48* %rdCmdIn_V, i32 1)"   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %1" [sources/otherModules/flashModel/flashModel.cpp:81]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i48P(i48* %wrCmdIn_V, i32 1)"   --->   Operation 7 'nbreadreq' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %._crit_edge.i" [sources/otherModules/flashModel/flashModel.cpp:86]   --->   Operation 8 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wrCmdIn_V_read = call i48 @_ssdm_op_Read.axis.volatile.i48P(i48* %wrCmdIn_V)"   --->   Operation 9 'read' 'wrCmdIn_V_read' <Predicate = (!tmp & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i48 %wrCmdIn_V_read to i45"   --->   Operation 10 'trunc' 'tmp_2' <Predicate = (!tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = call i46 @_ssdm_op_BitConcatenate.i46.i1.i45(i1 true, i45 %tmp_2)" [sources/otherModules/flashModel/flashModel.cpp:89]   --->   Operation 11 'bitconcatenate' 'tmp_3' <Predicate = (!tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i46P(i46* @flashAggregateMemCmd_1, i46 %tmp_3)" [sources/otherModules/flashModel/flashModel.cpp:89]   --->   Operation 12 'write' <Predicate = (!tmp & tmp_4)> <Delay = 2.39> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 46> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [sources/otherModules/flashModel/flashModel.cpp:90]   --->   Operation 13 'br' <Predicate = (!tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %flashCmdAggregator.exit"   --->   Operation 14 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rdCmdIn_V_read = call i48 @_ssdm_op_Read.axis.volatile.i48P(i48* %rdCmdIn_V)"   --->   Operation 15 'read' 'rdCmdIn_V_read' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp19 = trunc i48 %rdCmdIn_V_read to i45"   --->   Operation 16 'trunc' 'tmp19' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = call i46 @_ssdm_op_BitConcatenate.i46.i1.i45(i1 false, i45 %tmp19)" [sources/otherModules/flashModel/flashModel.cpp:84]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i46P(i46* @flashAggregateMemCmd_1, i46 %tmp_1)" [sources/otherModules/flashModel/flashModel.cpp:84]   --->   Operation 18 'write' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 46> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %flashCmdAggregator.exit" [sources/otherModules/flashModel/flashModel.cpp:85]   --->   Operation 19 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 0.8ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	axis read on port 'wrCmdIn_V' [13]  (0 ns)
	fifo write on port 'flashAggregateMemCmd_1' (sources/otherModules/flashModel/flashModel.cpp:89) [16]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
