m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim
T_opt
!s110 1553185001
VzHY`8>K_iD2`lO;`VZ?jO1
04 20 4 work first_0321_2_vlg_tst fast 0
=1-645a0491c2ee-5c93b8e9-199-2118
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vfirst_0321_2
Z1 !s110 1553185000
!i10b 1
!s100 L9gO[SWMadBDSXmN?c=Aa1
I35GA5_U=SjIalHU7_MlAg0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1553184594
8E:/Verilog/HDL_homework/first_0321_2/rtl/first_0321_2.v
FE:/Verilog/HDL_homework/first_0321_2/rtl/first_0321_2.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1553185000.309000
!s107 E:/Verilog/HDL_homework/first_0321_2/rtl/first_0321_2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/first_0321_2/rtl|E:/Verilog/HDL_homework/first_0321_2/rtl/first_0321_2.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/first_0321_2/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vfirst_0321_2_vlg_tst
R1
!i10b 1
!s100 >o1Mb=6;l5RS66L?^NZFA2
I4R8MDUI[TbDKzkjb`PECj2
R2
R0
w1553184880
8E:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim/first_0321_2.vt
FE:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim/first_0321_2.vt
L0 2
R3
r1
!s85 0
31
!s108 1553185000.482000
!s107 E:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim/first_0321_2.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim|E:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim/first_0321_2.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/first_0321_2/par/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
