Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Sep  6 09:56:30 2020
| Host         : DESKTOP-VO2BSI1 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./fpga_project/e-class/core_syn_timing.txt
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 312 register/latch pins with no clock driven by root clock pin: bse2_inst/TCK (HIGH)

core/jtag_tap/capture_repsonse_from_dm_reg/C
core/jtag_tap/dmistat_reg[0]/C
core/jtag_tap/dmistat_reg[1]/C
core/jtag_tap/request_to_DM/D_OUT_reg[0]/C
core/jtag_tap/request_to_DM/D_OUT_reg[10]/C
core/jtag_tap/request_to_DM/D_OUT_reg[11]/C
core/jtag_tap/request_to_DM/D_OUT_reg[12]/C
core/jtag_tap/request_to_DM/D_OUT_reg[13]/C
core/jtag_tap/request_to_DM/D_OUT_reg[14]/C
core/jtag_tap/request_to_DM/D_OUT_reg[15]/C
core/jtag_tap/request_to_DM/D_OUT_reg[16]/C
core/jtag_tap/request_to_DM/D_OUT_reg[17]/C
core/jtag_tap/request_to_DM/D_OUT_reg[18]/C
core/jtag_tap/request_to_DM/D_OUT_reg[19]/C
core/jtag_tap/request_to_DM/D_OUT_reg[1]/C
core/jtag_tap/request_to_DM/D_OUT_reg[20]/C
core/jtag_tap/request_to_DM/D_OUT_reg[21]/C
core/jtag_tap/request_to_DM/D_OUT_reg[22]/C
core/jtag_tap/request_to_DM/D_OUT_reg[23]/C
core/jtag_tap/request_to_DM/D_OUT_reg[24]/C
core/jtag_tap/request_to_DM/D_OUT_reg[25]/C
core/jtag_tap/request_to_DM/D_OUT_reg[26]/C
core/jtag_tap/request_to_DM/D_OUT_reg[27]/C
core/jtag_tap/request_to_DM/D_OUT_reg[28]/C
core/jtag_tap/request_to_DM/D_OUT_reg[29]/C
core/jtag_tap/request_to_DM/D_OUT_reg[2]/C
core/jtag_tap/request_to_DM/D_OUT_reg[30]/C
core/jtag_tap/request_to_DM/D_OUT_reg[31]/C
core/jtag_tap/request_to_DM/D_OUT_reg[32]/C
core/jtag_tap/request_to_DM/D_OUT_reg[33]/C
core/jtag_tap/request_to_DM/D_OUT_reg[34]/C
core/jtag_tap/request_to_DM/D_OUT_reg[35]/C
core/jtag_tap/request_to_DM/D_OUT_reg[36]/C
core/jtag_tap/request_to_DM/D_OUT_reg[37]/C
core/jtag_tap/request_to_DM/D_OUT_reg[38]/C
core/jtag_tap/request_to_DM/D_OUT_reg[39]/C
core/jtag_tap/request_to_DM/D_OUT_reg[3]/C
core/jtag_tap/request_to_DM/D_OUT_reg[4]/C
core/jtag_tap/request_to_DM/D_OUT_reg[5]/C
core/jtag_tap/request_to_DM/D_OUT_reg[6]/C
core/jtag_tap/request_to_DM/D_OUT_reg[7]/C
core/jtag_tap/request_to_DM/D_OUT_reg[8]/C
core/jtag_tap/request_to_DM/D_OUT_reg[9]/C
core/jtag_tap/request_to_DM/empty_reg_reg/C
core/jtag_tap/response_from_DM/D_OUT_reg[10]/C
core/jtag_tap/response_from_DM/D_OUT_reg[11]/C
core/jtag_tap/response_from_DM/D_OUT_reg[12]/C
core/jtag_tap/response_from_DM/D_OUT_reg[13]/C
core/jtag_tap/response_from_DM/D_OUT_reg[14]/C
core/jtag_tap/response_from_DM/D_OUT_reg[15]/C
core/jtag_tap/response_from_DM/D_OUT_reg[16]/C
core/jtag_tap/response_from_DM/D_OUT_reg[17]/C
core/jtag_tap/response_from_DM/D_OUT_reg[18]/C
core/jtag_tap/response_from_DM/D_OUT_reg[19]/C
core/jtag_tap/response_from_DM/D_OUT_reg[1]/C
core/jtag_tap/response_from_DM/D_OUT_reg[20]/C
core/jtag_tap/response_from_DM/D_OUT_reg[21]/C
core/jtag_tap/response_from_DM/D_OUT_reg[22]/C
core/jtag_tap/response_from_DM/D_OUT_reg[23]/C
core/jtag_tap/response_from_DM/D_OUT_reg[24]/C
core/jtag_tap/response_from_DM/D_OUT_reg[25]/C
core/jtag_tap/response_from_DM/D_OUT_reg[26]/C
core/jtag_tap/response_from_DM/D_OUT_reg[27]/C
core/jtag_tap/response_from_DM/D_OUT_reg[28]/C
core/jtag_tap/response_from_DM/D_OUT_reg[29]/C
core/jtag_tap/response_from_DM/D_OUT_reg[2]/C
core/jtag_tap/response_from_DM/D_OUT_reg[30]/C
core/jtag_tap/response_from_DM/D_OUT_reg[31]/C
core/jtag_tap/response_from_DM/D_OUT_reg[32]/C
core/jtag_tap/response_from_DM/D_OUT_reg[33]/C
core/jtag_tap/response_from_DM/D_OUT_reg[3]/C
core/jtag_tap/response_from_DM/D_OUT_reg[4]/C
core/jtag_tap/response_from_DM/D_OUT_reg[5]/C
core/jtag_tap/response_from_DM/D_OUT_reg[6]/C
core/jtag_tap/response_from_DM/D_OUT_reg[7]/C
core/jtag_tap/response_from_DM/D_OUT_reg[8]/C
core/jtag_tap/response_from_DM/D_OUT_reg[9]/C
core/jtag_tap/response_from_DM/empty_reg_reg/C
core/jtag_tap/response_status_reg[0]/C
core/jtag_tap/rg_packet_reg[0]/C
core/jtag_tap/rg_packet_reg[10]/C
core/jtag_tap/rg_packet_reg[11]/C
core/jtag_tap/rg_packet_reg[12]/C
core/jtag_tap/rg_packet_reg[13]/C
core/jtag_tap/rg_packet_reg[14]/C
core/jtag_tap/rg_packet_reg[15]/C
core/jtag_tap/rg_packet_reg[16]/C
core/jtag_tap/rg_packet_reg[17]/C
core/jtag_tap/rg_packet_reg[18]/C
core/jtag_tap/rg_packet_reg[19]/C
core/jtag_tap/rg_packet_reg[1]/C
core/jtag_tap/rg_packet_reg[20]/C
core/jtag_tap/rg_packet_reg[21]/C
core/jtag_tap/rg_packet_reg[22]/C
core/jtag_tap/rg_packet_reg[23]/C
core/jtag_tap/rg_packet_reg[24]/C
core/jtag_tap/rg_packet_reg[25]/C
core/jtag_tap/rg_packet_reg[26]/C
core/jtag_tap/rg_packet_reg[27]/C
core/jtag_tap/rg_packet_reg[28]/C
core/jtag_tap/rg_packet_reg[29]/C
core/jtag_tap/rg_packet_reg[2]/C
core/jtag_tap/rg_packet_reg[30]/C
core/jtag_tap/rg_packet_reg[31]/C
core/jtag_tap/rg_packet_reg[32]/C
core/jtag_tap/rg_packet_reg[33]/C
core/jtag_tap/rg_packet_reg[34]/C
core/jtag_tap/rg_packet_reg[35]/C
core/jtag_tap/rg_packet_reg[36]/C
core/jtag_tap/rg_packet_reg[37]/C
core/jtag_tap/rg_packet_reg[38]/C
core/jtag_tap/rg_packet_reg[39]/C
core/jtag_tap/rg_packet_reg[3]/C
core/jtag_tap/rg_packet_reg[40]/C
core/jtag_tap/rg_packet_reg[4]/C
core/jtag_tap/rg_packet_reg[5]/C
core/jtag_tap/rg_packet_reg[6]/C
core/jtag_tap/rg_packet_reg[7]/C
core/jtag_tap/rg_packet_reg[8]/C
core/jtag_tap/rg_packet_reg[9]/C
core/jtag_tap/rg_pseudo_ir_reg[0]/C
core/jtag_tap/rg_pseudo_ir_reg[1]/C
core/jtag_tap/rg_pseudo_ir_reg[2]/C
core/jtag_tap/rg_pseudo_ir_reg[3]/C
core/jtag_tap/rg_pseudo_ir_reg[4]/C
core/jtag_tap/rg_tdo_reg/C
core/jtag_tap/srg_mdr_reg[0]/C
core/jtag_tap/srg_mdr_reg[100]/C
core/jtag_tap/srg_mdr_reg[101]/C
core/jtag_tap/srg_mdr_reg[102]/C
core/jtag_tap/srg_mdr_reg[103]/C
core/jtag_tap/srg_mdr_reg[104]/C
core/jtag_tap/srg_mdr_reg[105]/C
core/jtag_tap/srg_mdr_reg[106]/C
core/jtag_tap/srg_mdr_reg[107]/C
core/jtag_tap/srg_mdr_reg[108]/C
core/jtag_tap/srg_mdr_reg[109]/C
core/jtag_tap/srg_mdr_reg[10]/C
core/jtag_tap/srg_mdr_reg[110]/C
core/jtag_tap/srg_mdr_reg[111]/C
core/jtag_tap/srg_mdr_reg[112]/C
core/jtag_tap/srg_mdr_reg[113]/C
core/jtag_tap/srg_mdr_reg[114]/C
core/jtag_tap/srg_mdr_reg[115]/C
core/jtag_tap/srg_mdr_reg[116]/C
core/jtag_tap/srg_mdr_reg[117]/C
core/jtag_tap/srg_mdr_reg[118]/C
core/jtag_tap/srg_mdr_reg[119]/C
core/jtag_tap/srg_mdr_reg[11]/C
core/jtag_tap/srg_mdr_reg[120]/C
core/jtag_tap/srg_mdr_reg[121]/C
core/jtag_tap/srg_mdr_reg[122]/C
core/jtag_tap/srg_mdr_reg[123]/C
core/jtag_tap/srg_mdr_reg[124]/C
core/jtag_tap/srg_mdr_reg[125]/C
core/jtag_tap/srg_mdr_reg[126]/C
core/jtag_tap/srg_mdr_reg[127]/C
core/jtag_tap/srg_mdr_reg[128]/C
core/jtag_tap/srg_mdr_reg[129]/C
core/jtag_tap/srg_mdr_reg[12]/C
core/jtag_tap/srg_mdr_reg[130]/C
core/jtag_tap/srg_mdr_reg[131]/C
core/jtag_tap/srg_mdr_reg[132]/C
core/jtag_tap/srg_mdr_reg[133]/C
core/jtag_tap/srg_mdr_reg[134]/C
core/jtag_tap/srg_mdr_reg[135]/C
core/jtag_tap/srg_mdr_reg[136]/C
core/jtag_tap/srg_mdr_reg[137]/C
core/jtag_tap/srg_mdr_reg[138]/C
core/jtag_tap/srg_mdr_reg[13]/C
core/jtag_tap/srg_mdr_reg[14]/C
core/jtag_tap/srg_mdr_reg[15]/C
core/jtag_tap/srg_mdr_reg[16]/C
core/jtag_tap/srg_mdr_reg[17]/C
core/jtag_tap/srg_mdr_reg[18]/C
core/jtag_tap/srg_mdr_reg[19]/C
core/jtag_tap/srg_mdr_reg[1]/C
core/jtag_tap/srg_mdr_reg[20]/C
core/jtag_tap/srg_mdr_reg[21]/C
core/jtag_tap/srg_mdr_reg[22]/C
core/jtag_tap/srg_mdr_reg[23]/C
core/jtag_tap/srg_mdr_reg[24]/C
core/jtag_tap/srg_mdr_reg[25]/C
core/jtag_tap/srg_mdr_reg[26]/C
core/jtag_tap/srg_mdr_reg[27]/C
core/jtag_tap/srg_mdr_reg[28]/C
core/jtag_tap/srg_mdr_reg[29]/C
core/jtag_tap/srg_mdr_reg[2]/C
core/jtag_tap/srg_mdr_reg[30]/C
core/jtag_tap/srg_mdr_reg[31]/C
core/jtag_tap/srg_mdr_reg[32]/C
core/jtag_tap/srg_mdr_reg[33]/C
core/jtag_tap/srg_mdr_reg[34]/C
core/jtag_tap/srg_mdr_reg[35]/C
core/jtag_tap/srg_mdr_reg[36]/C
core/jtag_tap/srg_mdr_reg[37]/C
core/jtag_tap/srg_mdr_reg[38]/C
core/jtag_tap/srg_mdr_reg[39]/C
core/jtag_tap/srg_mdr_reg[3]/C
core/jtag_tap/srg_mdr_reg[40]/C
core/jtag_tap/srg_mdr_reg[41]/C
core/jtag_tap/srg_mdr_reg[42]/C
core/jtag_tap/srg_mdr_reg[43]/C
core/jtag_tap/srg_mdr_reg[44]/C
core/jtag_tap/srg_mdr_reg[45]/C
core/jtag_tap/srg_mdr_reg[46]/C
core/jtag_tap/srg_mdr_reg[47]/C
core/jtag_tap/srg_mdr_reg[48]/C
core/jtag_tap/srg_mdr_reg[49]/C
core/jtag_tap/srg_mdr_reg[4]/C
core/jtag_tap/srg_mdr_reg[50]/C
core/jtag_tap/srg_mdr_reg[51]/C
core/jtag_tap/srg_mdr_reg[52]/C
core/jtag_tap/srg_mdr_reg[53]/C
core/jtag_tap/srg_mdr_reg[54]/C
core/jtag_tap/srg_mdr_reg[55]/C
core/jtag_tap/srg_mdr_reg[56]/C
core/jtag_tap/srg_mdr_reg[57]/C
core/jtag_tap/srg_mdr_reg[58]/C
core/jtag_tap/srg_mdr_reg[59]/C
core/jtag_tap/srg_mdr_reg[5]/C
core/jtag_tap/srg_mdr_reg[60]/C
core/jtag_tap/srg_mdr_reg[61]/C
core/jtag_tap/srg_mdr_reg[62]/C
core/jtag_tap/srg_mdr_reg[63]/C
core/jtag_tap/srg_mdr_reg[64]/C
core/jtag_tap/srg_mdr_reg[65]/C
core/jtag_tap/srg_mdr_reg[66]/C
core/jtag_tap/srg_mdr_reg[67]/C
core/jtag_tap/srg_mdr_reg[68]/C
core/jtag_tap/srg_mdr_reg[69]/C
core/jtag_tap/srg_mdr_reg[6]/C
core/jtag_tap/srg_mdr_reg[70]/C
core/jtag_tap/srg_mdr_reg[71]/C
core/jtag_tap/srg_mdr_reg[72]/C
core/jtag_tap/srg_mdr_reg[73]/C
core/jtag_tap/srg_mdr_reg[74]/C
core/jtag_tap/srg_mdr_reg[75]/C
core/jtag_tap/srg_mdr_reg[76]/C
core/jtag_tap/srg_mdr_reg[77]/C
core/jtag_tap/srg_mdr_reg[78]/C
core/jtag_tap/srg_mdr_reg[79]/C
core/jtag_tap/srg_mdr_reg[7]/C
core/jtag_tap/srg_mdr_reg[80]/C
core/jtag_tap/srg_mdr_reg[81]/C
core/jtag_tap/srg_mdr_reg[82]/C
core/jtag_tap/srg_mdr_reg[83]/C
core/jtag_tap/srg_mdr_reg[84]/C
core/jtag_tap/srg_mdr_reg[85]/C
core/jtag_tap/srg_mdr_reg[86]/C
core/jtag_tap/srg_mdr_reg[87]/C
core/jtag_tap/srg_mdr_reg[88]/C
core/jtag_tap/srg_mdr_reg[89]/C
core/jtag_tap/srg_mdr_reg[8]/C
core/jtag_tap/srg_mdr_reg[90]/C
core/jtag_tap/srg_mdr_reg[91]/C
core/jtag_tap/srg_mdr_reg[92]/C
core/jtag_tap/srg_mdr_reg[93]/C
core/jtag_tap/srg_mdr_reg[94]/C
core/jtag_tap/srg_mdr_reg[95]/C
core/jtag_tap/srg_mdr_reg[96]/C
core/jtag_tap/srg_mdr_reg[97]/C
core/jtag_tap/srg_mdr_reg[98]/C
core/jtag_tap/srg_mdr_reg[99]/C
core/jtag_tap/srg_mdr_reg[9]/C
core/sync_request_to_dm/sDeqToggle_reg/C
core/sync_request_to_dm/sEnqToggle_reg/C
core/sync_request_to_dm/sSyncReg1_reg/C
core/sync_request_to_dm/syncFIFO1Data_reg[0]/C
core/sync_request_to_dm/syncFIFO1Data_reg[10]/C
core/sync_request_to_dm/syncFIFO1Data_reg[11]/C
core/sync_request_to_dm/syncFIFO1Data_reg[12]/C
core/sync_request_to_dm/syncFIFO1Data_reg[13]/C
core/sync_request_to_dm/syncFIFO1Data_reg[14]/C
core/sync_request_to_dm/syncFIFO1Data_reg[15]/C
core/sync_request_to_dm/syncFIFO1Data_reg[16]/C
core/sync_request_to_dm/syncFIFO1Data_reg[17]/C
core/sync_request_to_dm/syncFIFO1Data_reg[18]/C
core/sync_request_to_dm/syncFIFO1Data_reg[19]/C
core/sync_request_to_dm/syncFIFO1Data_reg[1]/C
core/sync_request_to_dm/syncFIFO1Data_reg[20]/C
core/sync_request_to_dm/syncFIFO1Data_reg[21]/C
core/sync_request_to_dm/syncFIFO1Data_reg[22]/C
core/sync_request_to_dm/syncFIFO1Data_reg[23]/C
core/sync_request_to_dm/syncFIFO1Data_reg[24]/C
core/sync_request_to_dm/syncFIFO1Data_reg[25]/C
core/sync_request_to_dm/syncFIFO1Data_reg[26]/C
core/sync_request_to_dm/syncFIFO1Data_reg[27]/C
core/sync_request_to_dm/syncFIFO1Data_reg[28]/C
core/sync_request_to_dm/syncFIFO1Data_reg[29]/C
core/sync_request_to_dm/syncFIFO1Data_reg[2]/C
core/sync_request_to_dm/syncFIFO1Data_reg[30]/C
core/sync_request_to_dm/syncFIFO1Data_reg[31]/C
core/sync_request_to_dm/syncFIFO1Data_reg[32]/C
core/sync_request_to_dm/syncFIFO1Data_reg[33]/C
core/sync_request_to_dm/syncFIFO1Data_reg[34]/C
core/sync_request_to_dm/syncFIFO1Data_reg[35]/C
core/sync_request_to_dm/syncFIFO1Data_reg[36]/C
core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
core/sync_request_to_dm/syncFIFO1Data_reg[38]/C
core/sync_request_to_dm/syncFIFO1Data_reg[39]/C
core/sync_request_to_dm/syncFIFO1Data_reg[3]/C
core/sync_request_to_dm/syncFIFO1Data_reg[4]/C
core/sync_request_to_dm/syncFIFO1Data_reg[5]/C
core/sync_request_to_dm/syncFIFO1Data_reg[6]/C
core/sync_request_to_dm/syncFIFO1Data_reg[7]/C
core/sync_request_to_dm/syncFIFO1Data_reg[8]/C
core/sync_request_to_dm/syncFIFO1Data_reg[9]/C
core/sync_response_from_dm/dDeqToggle_reg/C
core/sync_response_from_dm/dEnqToggle_reg/C
core/sync_response_from_dm/dSyncReg1_reg/C
core/tdo_reg/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 922 pins that are not constrained for maximum delay. (HIGH)

core/jtag_tap/capture_repsonse_from_dm_reg/CLR
core/jtag_tap/capture_repsonse_from_dm_reg/D
core/jtag_tap/dmistat_reg[0]/CLR
core/jtag_tap/dmistat_reg[0]/D
core/jtag_tap/dmistat_reg[1]/CLR
core/jtag_tap/dmistat_reg[1]/D
core/jtag_tap/request_to_DM/D_OUT_reg[0]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[0]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[0]/D
core/jtag_tap/request_to_DM/D_OUT_reg[10]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[10]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[10]/D
core/jtag_tap/request_to_DM/D_OUT_reg[11]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[11]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[11]/D
core/jtag_tap/request_to_DM/D_OUT_reg[12]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[12]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[12]/D
core/jtag_tap/request_to_DM/D_OUT_reg[13]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[13]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[13]/D
core/jtag_tap/request_to_DM/D_OUT_reg[14]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[14]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[14]/D
core/jtag_tap/request_to_DM/D_OUT_reg[15]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[15]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[15]/D
core/jtag_tap/request_to_DM/D_OUT_reg[16]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[16]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[16]/D
core/jtag_tap/request_to_DM/D_OUT_reg[17]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[17]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[17]/D
core/jtag_tap/request_to_DM/D_OUT_reg[18]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[18]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[18]/D
core/jtag_tap/request_to_DM/D_OUT_reg[19]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[19]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[19]/D
core/jtag_tap/request_to_DM/D_OUT_reg[1]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[1]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[1]/D
core/jtag_tap/request_to_DM/D_OUT_reg[20]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[20]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[20]/D
core/jtag_tap/request_to_DM/D_OUT_reg[21]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[21]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[21]/D
core/jtag_tap/request_to_DM/D_OUT_reg[22]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[22]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[22]/D
core/jtag_tap/request_to_DM/D_OUT_reg[23]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[23]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[23]/D
core/jtag_tap/request_to_DM/D_OUT_reg[24]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[24]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[24]/D
core/jtag_tap/request_to_DM/D_OUT_reg[25]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[25]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[25]/D
core/jtag_tap/request_to_DM/D_OUT_reg[26]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[26]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[26]/D
core/jtag_tap/request_to_DM/D_OUT_reg[27]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[27]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[27]/D
core/jtag_tap/request_to_DM/D_OUT_reg[28]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[28]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[28]/D
core/jtag_tap/request_to_DM/D_OUT_reg[29]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[29]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[29]/D
core/jtag_tap/request_to_DM/D_OUT_reg[2]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[2]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[2]/D
core/jtag_tap/request_to_DM/D_OUT_reg[30]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[30]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[30]/D
core/jtag_tap/request_to_DM/D_OUT_reg[31]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[31]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[31]/D
core/jtag_tap/request_to_DM/D_OUT_reg[32]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[32]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[32]/D
core/jtag_tap/request_to_DM/D_OUT_reg[33]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[33]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[33]/D
core/jtag_tap/request_to_DM/D_OUT_reg[34]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[34]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[34]/D
core/jtag_tap/request_to_DM/D_OUT_reg[35]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[35]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[35]/D
core/jtag_tap/request_to_DM/D_OUT_reg[36]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[36]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[36]/D
core/jtag_tap/request_to_DM/D_OUT_reg[37]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[37]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[37]/D
core/jtag_tap/request_to_DM/D_OUT_reg[38]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[38]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[38]/D
core/jtag_tap/request_to_DM/D_OUT_reg[39]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[39]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[39]/D
core/jtag_tap/request_to_DM/D_OUT_reg[3]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[3]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[3]/D
core/jtag_tap/request_to_DM/D_OUT_reg[4]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[4]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[4]/D
core/jtag_tap/request_to_DM/D_OUT_reg[5]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[5]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[5]/D
core/jtag_tap/request_to_DM/D_OUT_reg[6]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[6]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[6]/D
core/jtag_tap/request_to_DM/D_OUT_reg[7]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[7]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[7]/D
core/jtag_tap/request_to_DM/D_OUT_reg[8]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[8]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[8]/D
core/jtag_tap/request_to_DM/D_OUT_reg[9]/CE
core/jtag_tap/request_to_DM/D_OUT_reg[9]/CLR
core/jtag_tap/request_to_DM/D_OUT_reg[9]/D
core/jtag_tap/request_to_DM/empty_reg_reg/CLR
core/jtag_tap/request_to_DM/empty_reg_reg/D
core/jtag_tap/response_from_DM/D_OUT_reg[10]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[10]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[10]/D
core/jtag_tap/response_from_DM/D_OUT_reg[11]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[11]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[11]/D
core/jtag_tap/response_from_DM/D_OUT_reg[12]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[12]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[12]/D
core/jtag_tap/response_from_DM/D_OUT_reg[13]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[13]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[13]/D
core/jtag_tap/response_from_DM/D_OUT_reg[14]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[14]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[14]/D
core/jtag_tap/response_from_DM/D_OUT_reg[15]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[15]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[15]/D
core/jtag_tap/response_from_DM/D_OUT_reg[16]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[16]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[16]/D
core/jtag_tap/response_from_DM/D_OUT_reg[17]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[17]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[17]/D
core/jtag_tap/response_from_DM/D_OUT_reg[18]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[18]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[18]/D
core/jtag_tap/response_from_DM/D_OUT_reg[19]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[19]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[19]/D
core/jtag_tap/response_from_DM/D_OUT_reg[1]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[1]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[1]/D
core/jtag_tap/response_from_DM/D_OUT_reg[20]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[20]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[20]/D
core/jtag_tap/response_from_DM/D_OUT_reg[21]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[21]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[21]/D
core/jtag_tap/response_from_DM/D_OUT_reg[22]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[22]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[22]/D
core/jtag_tap/response_from_DM/D_OUT_reg[23]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[23]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[23]/D
core/jtag_tap/response_from_DM/D_OUT_reg[24]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[24]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[24]/D
core/jtag_tap/response_from_DM/D_OUT_reg[25]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[25]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[25]/D
core/jtag_tap/response_from_DM/D_OUT_reg[26]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[26]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[26]/D
core/jtag_tap/response_from_DM/D_OUT_reg[27]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[27]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[27]/D
core/jtag_tap/response_from_DM/D_OUT_reg[28]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[28]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[28]/D
core/jtag_tap/response_from_DM/D_OUT_reg[29]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[29]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[29]/D
core/jtag_tap/response_from_DM/D_OUT_reg[2]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[2]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[2]/D
core/jtag_tap/response_from_DM/D_OUT_reg[30]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[30]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[30]/D
core/jtag_tap/response_from_DM/D_OUT_reg[31]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[31]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[31]/D
core/jtag_tap/response_from_DM/D_OUT_reg[32]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[32]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[32]/D
core/jtag_tap/response_from_DM/D_OUT_reg[33]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[33]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[33]/D
core/jtag_tap/response_from_DM/D_OUT_reg[3]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[3]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[3]/D
core/jtag_tap/response_from_DM/D_OUT_reg[4]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[4]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[4]/D
core/jtag_tap/response_from_DM/D_OUT_reg[5]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[5]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[5]/D
core/jtag_tap/response_from_DM/D_OUT_reg[6]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[6]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[6]/D
core/jtag_tap/response_from_DM/D_OUT_reg[7]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[7]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[7]/D
core/jtag_tap/response_from_DM/D_OUT_reg[8]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[8]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[8]/D
core/jtag_tap/response_from_DM/D_OUT_reg[9]/CE
core/jtag_tap/response_from_DM/D_OUT_reg[9]/CLR
core/jtag_tap/response_from_DM/D_OUT_reg[9]/D
core/jtag_tap/response_from_DM/empty_reg_reg/CLR
core/jtag_tap/response_from_DM/empty_reg_reg/D
core/jtag_tap/response_status_reg[0]/CLR
core/jtag_tap/response_status_reg[0]/D
core/jtag_tap/rg_packet_reg[0]/CE
core/jtag_tap/rg_packet_reg[0]/CLR
core/jtag_tap/rg_packet_reg[0]/D
core/jtag_tap/rg_packet_reg[10]/CE
core/jtag_tap/rg_packet_reg[10]/CLR
core/jtag_tap/rg_packet_reg[10]/D
core/jtag_tap/rg_packet_reg[11]/CE
core/jtag_tap/rg_packet_reg[11]/CLR
core/jtag_tap/rg_packet_reg[11]/D
core/jtag_tap/rg_packet_reg[12]/CE
core/jtag_tap/rg_packet_reg[12]/CLR
core/jtag_tap/rg_packet_reg[12]/D
core/jtag_tap/rg_packet_reg[13]/CE
core/jtag_tap/rg_packet_reg[13]/CLR
core/jtag_tap/rg_packet_reg[13]/D
core/jtag_tap/rg_packet_reg[14]/CE
core/jtag_tap/rg_packet_reg[14]/CLR
core/jtag_tap/rg_packet_reg[14]/D
core/jtag_tap/rg_packet_reg[15]/CE
core/jtag_tap/rg_packet_reg[15]/CLR
core/jtag_tap/rg_packet_reg[15]/D
core/jtag_tap/rg_packet_reg[16]/CE
core/jtag_tap/rg_packet_reg[16]/CLR
core/jtag_tap/rg_packet_reg[16]/D
core/jtag_tap/rg_packet_reg[17]/CE
core/jtag_tap/rg_packet_reg[17]/CLR
core/jtag_tap/rg_packet_reg[17]/D
core/jtag_tap/rg_packet_reg[18]/CE
core/jtag_tap/rg_packet_reg[18]/CLR
core/jtag_tap/rg_packet_reg[18]/D
core/jtag_tap/rg_packet_reg[19]/CE
core/jtag_tap/rg_packet_reg[19]/CLR
core/jtag_tap/rg_packet_reg[19]/D
core/jtag_tap/rg_packet_reg[1]/CE
core/jtag_tap/rg_packet_reg[1]/CLR
core/jtag_tap/rg_packet_reg[1]/D
core/jtag_tap/rg_packet_reg[20]/CE
core/jtag_tap/rg_packet_reg[20]/CLR
core/jtag_tap/rg_packet_reg[20]/D
core/jtag_tap/rg_packet_reg[21]/CE
core/jtag_tap/rg_packet_reg[21]/CLR
core/jtag_tap/rg_packet_reg[21]/D
core/jtag_tap/rg_packet_reg[22]/CE
core/jtag_tap/rg_packet_reg[22]/CLR
core/jtag_tap/rg_packet_reg[22]/D
core/jtag_tap/rg_packet_reg[23]/CE
core/jtag_tap/rg_packet_reg[23]/CLR
core/jtag_tap/rg_packet_reg[23]/D
core/jtag_tap/rg_packet_reg[24]/CE
core/jtag_tap/rg_packet_reg[24]/CLR
core/jtag_tap/rg_packet_reg[24]/D
core/jtag_tap/rg_packet_reg[25]/CE
core/jtag_tap/rg_packet_reg[25]/CLR
core/jtag_tap/rg_packet_reg[25]/D
core/jtag_tap/rg_packet_reg[26]/CE
core/jtag_tap/rg_packet_reg[26]/CLR
core/jtag_tap/rg_packet_reg[26]/D
core/jtag_tap/rg_packet_reg[27]/CE
core/jtag_tap/rg_packet_reg[27]/CLR
core/jtag_tap/rg_packet_reg[27]/D
core/jtag_tap/rg_packet_reg[28]/CE
core/jtag_tap/rg_packet_reg[28]/CLR
core/jtag_tap/rg_packet_reg[28]/D
core/jtag_tap/rg_packet_reg[29]/CE
core/jtag_tap/rg_packet_reg[29]/CLR
core/jtag_tap/rg_packet_reg[29]/D
core/jtag_tap/rg_packet_reg[2]/CE
core/jtag_tap/rg_packet_reg[2]/CLR
core/jtag_tap/rg_packet_reg[2]/D
core/jtag_tap/rg_packet_reg[30]/CE
core/jtag_tap/rg_packet_reg[30]/CLR
core/jtag_tap/rg_packet_reg[30]/D
core/jtag_tap/rg_packet_reg[31]/CE
core/jtag_tap/rg_packet_reg[31]/CLR
core/jtag_tap/rg_packet_reg[31]/D
core/jtag_tap/rg_packet_reg[32]/CE
core/jtag_tap/rg_packet_reg[32]/CLR
core/jtag_tap/rg_packet_reg[32]/D
core/jtag_tap/rg_packet_reg[33]/CE
core/jtag_tap/rg_packet_reg[33]/CLR
core/jtag_tap/rg_packet_reg[33]/D
core/jtag_tap/rg_packet_reg[34]/CE
core/jtag_tap/rg_packet_reg[34]/CLR
core/jtag_tap/rg_packet_reg[34]/D
core/jtag_tap/rg_packet_reg[35]/CE
core/jtag_tap/rg_packet_reg[35]/CLR
core/jtag_tap/rg_packet_reg[35]/D
core/jtag_tap/rg_packet_reg[36]/CE
core/jtag_tap/rg_packet_reg[36]/CLR
core/jtag_tap/rg_packet_reg[36]/D
core/jtag_tap/rg_packet_reg[37]/CE
core/jtag_tap/rg_packet_reg[37]/CLR
core/jtag_tap/rg_packet_reg[37]/D
core/jtag_tap/rg_packet_reg[38]/CE
core/jtag_tap/rg_packet_reg[38]/CLR
core/jtag_tap/rg_packet_reg[38]/D
core/jtag_tap/rg_packet_reg[39]/CE
core/jtag_tap/rg_packet_reg[39]/CLR
core/jtag_tap/rg_packet_reg[39]/D
core/jtag_tap/rg_packet_reg[3]/CE
core/jtag_tap/rg_packet_reg[3]/CLR
core/jtag_tap/rg_packet_reg[3]/D
core/jtag_tap/rg_packet_reg[40]/CE
core/jtag_tap/rg_packet_reg[40]/CLR
core/jtag_tap/rg_packet_reg[40]/D
core/jtag_tap/rg_packet_reg[4]/CE
core/jtag_tap/rg_packet_reg[4]/CLR
core/jtag_tap/rg_packet_reg[4]/D
core/jtag_tap/rg_packet_reg[5]/CE
core/jtag_tap/rg_packet_reg[5]/CLR
core/jtag_tap/rg_packet_reg[5]/D
core/jtag_tap/rg_packet_reg[6]/CE
core/jtag_tap/rg_packet_reg[6]/CLR
core/jtag_tap/rg_packet_reg[6]/D
core/jtag_tap/rg_packet_reg[7]/CE
core/jtag_tap/rg_packet_reg[7]/CLR
core/jtag_tap/rg_packet_reg[7]/D
core/jtag_tap/rg_packet_reg[8]/CE
core/jtag_tap/rg_packet_reg[8]/CLR
core/jtag_tap/rg_packet_reg[8]/D
core/jtag_tap/rg_packet_reg[9]/CE
core/jtag_tap/rg_packet_reg[9]/CLR
core/jtag_tap/rg_packet_reg[9]/D
core/jtag_tap/rg_pseudo_ir_reg[0]/CE
core/jtag_tap/rg_pseudo_ir_reg[0]/CLR
core/jtag_tap/rg_pseudo_ir_reg[0]/D
core/jtag_tap/rg_pseudo_ir_reg[1]/CE
core/jtag_tap/rg_pseudo_ir_reg[1]/CLR
core/jtag_tap/rg_pseudo_ir_reg[1]/D
core/jtag_tap/rg_pseudo_ir_reg[2]/CE
core/jtag_tap/rg_pseudo_ir_reg[2]/CLR
core/jtag_tap/rg_pseudo_ir_reg[2]/D
core/jtag_tap/rg_pseudo_ir_reg[3]/CE
core/jtag_tap/rg_pseudo_ir_reg[3]/CLR
core/jtag_tap/rg_pseudo_ir_reg[3]/D
core/jtag_tap/rg_pseudo_ir_reg[4]/CE
core/jtag_tap/rg_pseudo_ir_reg[4]/CLR
core/jtag_tap/rg_pseudo_ir_reg[4]/D
core/jtag_tap/rg_tdo_reg/CLR
core/jtag_tap/rg_tdo_reg/D
core/jtag_tap/srg_mdr_reg[0]/CE
core/jtag_tap/srg_mdr_reg[0]/CLR
core/jtag_tap/srg_mdr_reg[0]/D
core/jtag_tap/srg_mdr_reg[100]/CE
core/jtag_tap/srg_mdr_reg[100]/CLR
core/jtag_tap/srg_mdr_reg[100]/D
core/jtag_tap/srg_mdr_reg[101]/CE
core/jtag_tap/srg_mdr_reg[101]/CLR
core/jtag_tap/srg_mdr_reg[101]/D
core/jtag_tap/srg_mdr_reg[102]/CE
core/jtag_tap/srg_mdr_reg[102]/CLR
core/jtag_tap/srg_mdr_reg[102]/D
core/jtag_tap/srg_mdr_reg[103]/CE
core/jtag_tap/srg_mdr_reg[103]/CLR
core/jtag_tap/srg_mdr_reg[103]/D
core/jtag_tap/srg_mdr_reg[104]/CE
core/jtag_tap/srg_mdr_reg[104]/CLR
core/jtag_tap/srg_mdr_reg[104]/D
core/jtag_tap/srg_mdr_reg[105]/CE
core/jtag_tap/srg_mdr_reg[105]/CLR
core/jtag_tap/srg_mdr_reg[105]/D
core/jtag_tap/srg_mdr_reg[106]/CE
core/jtag_tap/srg_mdr_reg[106]/CLR
core/jtag_tap/srg_mdr_reg[106]/D
core/jtag_tap/srg_mdr_reg[107]/CE
core/jtag_tap/srg_mdr_reg[107]/CLR
core/jtag_tap/srg_mdr_reg[107]/D
core/jtag_tap/srg_mdr_reg[108]/CE
core/jtag_tap/srg_mdr_reg[108]/CLR
core/jtag_tap/srg_mdr_reg[108]/D
core/jtag_tap/srg_mdr_reg[109]/CE
core/jtag_tap/srg_mdr_reg[109]/CLR
core/jtag_tap/srg_mdr_reg[109]/D
core/jtag_tap/srg_mdr_reg[10]/CE
core/jtag_tap/srg_mdr_reg[10]/CLR
core/jtag_tap/srg_mdr_reg[10]/D
core/jtag_tap/srg_mdr_reg[110]/CE
core/jtag_tap/srg_mdr_reg[110]/CLR
core/jtag_tap/srg_mdr_reg[110]/D
core/jtag_tap/srg_mdr_reg[111]/CE
core/jtag_tap/srg_mdr_reg[111]/CLR
core/jtag_tap/srg_mdr_reg[111]/D
core/jtag_tap/srg_mdr_reg[112]/CE
core/jtag_tap/srg_mdr_reg[112]/CLR
core/jtag_tap/srg_mdr_reg[112]/D
core/jtag_tap/srg_mdr_reg[113]/CE
core/jtag_tap/srg_mdr_reg[113]/CLR
core/jtag_tap/srg_mdr_reg[113]/D
core/jtag_tap/srg_mdr_reg[114]/CE
core/jtag_tap/srg_mdr_reg[114]/CLR
core/jtag_tap/srg_mdr_reg[114]/D
core/jtag_tap/srg_mdr_reg[115]/CE
core/jtag_tap/srg_mdr_reg[115]/CLR
core/jtag_tap/srg_mdr_reg[115]/D
core/jtag_tap/srg_mdr_reg[116]/CE
core/jtag_tap/srg_mdr_reg[116]/CLR
core/jtag_tap/srg_mdr_reg[116]/D
core/jtag_tap/srg_mdr_reg[117]/CE
core/jtag_tap/srg_mdr_reg[117]/CLR
core/jtag_tap/srg_mdr_reg[117]/D
core/jtag_tap/srg_mdr_reg[118]/CE
core/jtag_tap/srg_mdr_reg[118]/CLR
core/jtag_tap/srg_mdr_reg[118]/D
core/jtag_tap/srg_mdr_reg[119]/CE
core/jtag_tap/srg_mdr_reg[119]/CLR
core/jtag_tap/srg_mdr_reg[119]/D
core/jtag_tap/srg_mdr_reg[11]/CE
core/jtag_tap/srg_mdr_reg[11]/CLR
core/jtag_tap/srg_mdr_reg[11]/D
core/jtag_tap/srg_mdr_reg[120]/CE
core/jtag_tap/srg_mdr_reg[120]/CLR
core/jtag_tap/srg_mdr_reg[120]/D
core/jtag_tap/srg_mdr_reg[121]/CE
core/jtag_tap/srg_mdr_reg[121]/CLR
core/jtag_tap/srg_mdr_reg[121]/D
core/jtag_tap/srg_mdr_reg[122]/CE
core/jtag_tap/srg_mdr_reg[122]/CLR
core/jtag_tap/srg_mdr_reg[122]/D
core/jtag_tap/srg_mdr_reg[123]/CE
core/jtag_tap/srg_mdr_reg[123]/CLR
core/jtag_tap/srg_mdr_reg[123]/D
core/jtag_tap/srg_mdr_reg[124]/CE
core/jtag_tap/srg_mdr_reg[124]/CLR
core/jtag_tap/srg_mdr_reg[124]/D
core/jtag_tap/srg_mdr_reg[125]/CE
core/jtag_tap/srg_mdr_reg[125]/CLR
core/jtag_tap/srg_mdr_reg[125]/D
core/jtag_tap/srg_mdr_reg[126]/CE
core/jtag_tap/srg_mdr_reg[126]/CLR
core/jtag_tap/srg_mdr_reg[126]/D
core/jtag_tap/srg_mdr_reg[127]/CE
core/jtag_tap/srg_mdr_reg[127]/CLR
core/jtag_tap/srg_mdr_reg[127]/D
core/jtag_tap/srg_mdr_reg[128]/CE
core/jtag_tap/srg_mdr_reg[128]/CLR
core/jtag_tap/srg_mdr_reg[128]/D
core/jtag_tap/srg_mdr_reg[129]/CE
core/jtag_tap/srg_mdr_reg[129]/CLR
core/jtag_tap/srg_mdr_reg[129]/D
core/jtag_tap/srg_mdr_reg[12]/CE
core/jtag_tap/srg_mdr_reg[12]/CLR
core/jtag_tap/srg_mdr_reg[12]/D
core/jtag_tap/srg_mdr_reg[130]/CE
core/jtag_tap/srg_mdr_reg[130]/CLR
core/jtag_tap/srg_mdr_reg[130]/D
core/jtag_tap/srg_mdr_reg[131]/CE
core/jtag_tap/srg_mdr_reg[131]/CLR
core/jtag_tap/srg_mdr_reg[131]/D
core/jtag_tap/srg_mdr_reg[132]/CE
core/jtag_tap/srg_mdr_reg[132]/CLR
core/jtag_tap/srg_mdr_reg[132]/D
core/jtag_tap/srg_mdr_reg[133]/CE
core/jtag_tap/srg_mdr_reg[133]/CLR
core/jtag_tap/srg_mdr_reg[133]/D
core/jtag_tap/srg_mdr_reg[134]/CE
core/jtag_tap/srg_mdr_reg[134]/CLR
core/jtag_tap/srg_mdr_reg[134]/D
core/jtag_tap/srg_mdr_reg[135]/CE
core/jtag_tap/srg_mdr_reg[135]/CLR
core/jtag_tap/srg_mdr_reg[135]/D
core/jtag_tap/srg_mdr_reg[136]/CE
core/jtag_tap/srg_mdr_reg[136]/CLR
core/jtag_tap/srg_mdr_reg[136]/D
core/jtag_tap/srg_mdr_reg[137]/CE
core/jtag_tap/srg_mdr_reg[137]/CLR
core/jtag_tap/srg_mdr_reg[137]/D
core/jtag_tap/srg_mdr_reg[138]/CE
core/jtag_tap/srg_mdr_reg[138]/CLR
core/jtag_tap/srg_mdr_reg[138]/D
core/jtag_tap/srg_mdr_reg[13]/CE
core/jtag_tap/srg_mdr_reg[13]/CLR
core/jtag_tap/srg_mdr_reg[13]/D
core/jtag_tap/srg_mdr_reg[14]/CE
core/jtag_tap/srg_mdr_reg[14]/CLR
core/jtag_tap/srg_mdr_reg[14]/D
core/jtag_tap/srg_mdr_reg[15]/CE
core/jtag_tap/srg_mdr_reg[15]/CLR
core/jtag_tap/srg_mdr_reg[15]/D
core/jtag_tap/srg_mdr_reg[16]/CE
core/jtag_tap/srg_mdr_reg[16]/CLR
core/jtag_tap/srg_mdr_reg[16]/D
core/jtag_tap/srg_mdr_reg[17]/CE
core/jtag_tap/srg_mdr_reg[17]/CLR
core/jtag_tap/srg_mdr_reg[17]/D
core/jtag_tap/srg_mdr_reg[18]/CE
core/jtag_tap/srg_mdr_reg[18]/CLR
core/jtag_tap/srg_mdr_reg[18]/D
core/jtag_tap/srg_mdr_reg[19]/CE
core/jtag_tap/srg_mdr_reg[19]/CLR
core/jtag_tap/srg_mdr_reg[19]/D
core/jtag_tap/srg_mdr_reg[1]/CE
core/jtag_tap/srg_mdr_reg[1]/CLR
core/jtag_tap/srg_mdr_reg[1]/D
core/jtag_tap/srg_mdr_reg[20]/CE
core/jtag_tap/srg_mdr_reg[20]/CLR
core/jtag_tap/srg_mdr_reg[20]/D
core/jtag_tap/srg_mdr_reg[21]/CE
core/jtag_tap/srg_mdr_reg[21]/CLR
core/jtag_tap/srg_mdr_reg[21]/D
core/jtag_tap/srg_mdr_reg[22]/CE
core/jtag_tap/srg_mdr_reg[22]/CLR
core/jtag_tap/srg_mdr_reg[22]/D
core/jtag_tap/srg_mdr_reg[23]/CE
core/jtag_tap/srg_mdr_reg[23]/CLR
core/jtag_tap/srg_mdr_reg[23]/D
core/jtag_tap/srg_mdr_reg[24]/CE
core/jtag_tap/srg_mdr_reg[24]/CLR
core/jtag_tap/srg_mdr_reg[24]/D
core/jtag_tap/srg_mdr_reg[25]/CE
core/jtag_tap/srg_mdr_reg[25]/CLR
core/jtag_tap/srg_mdr_reg[25]/D
core/jtag_tap/srg_mdr_reg[26]/CE
core/jtag_tap/srg_mdr_reg[26]/CLR
core/jtag_tap/srg_mdr_reg[26]/D
core/jtag_tap/srg_mdr_reg[27]/CE
core/jtag_tap/srg_mdr_reg[27]/CLR
core/jtag_tap/srg_mdr_reg[27]/D
core/jtag_tap/srg_mdr_reg[28]/CE
core/jtag_tap/srg_mdr_reg[28]/CLR
core/jtag_tap/srg_mdr_reg[28]/D
core/jtag_tap/srg_mdr_reg[29]/CE
core/jtag_tap/srg_mdr_reg[29]/CLR
core/jtag_tap/srg_mdr_reg[29]/D
core/jtag_tap/srg_mdr_reg[2]/CE
core/jtag_tap/srg_mdr_reg[2]/CLR
core/jtag_tap/srg_mdr_reg[2]/D
core/jtag_tap/srg_mdr_reg[30]/CE
core/jtag_tap/srg_mdr_reg[30]/CLR
core/jtag_tap/srg_mdr_reg[30]/D
core/jtag_tap/srg_mdr_reg[31]/CE
core/jtag_tap/srg_mdr_reg[31]/CLR
core/jtag_tap/srg_mdr_reg[31]/D
core/jtag_tap/srg_mdr_reg[32]/CE
core/jtag_tap/srg_mdr_reg[32]/CLR
core/jtag_tap/srg_mdr_reg[32]/D
core/jtag_tap/srg_mdr_reg[33]/CE
core/jtag_tap/srg_mdr_reg[33]/CLR
core/jtag_tap/srg_mdr_reg[33]/D
core/jtag_tap/srg_mdr_reg[34]/CE
core/jtag_tap/srg_mdr_reg[34]/CLR
core/jtag_tap/srg_mdr_reg[34]/D
core/jtag_tap/srg_mdr_reg[35]/CE
core/jtag_tap/srg_mdr_reg[35]/CLR
core/jtag_tap/srg_mdr_reg[35]/D
core/jtag_tap/srg_mdr_reg[36]/CE
core/jtag_tap/srg_mdr_reg[36]/CLR
core/jtag_tap/srg_mdr_reg[36]/D
core/jtag_tap/srg_mdr_reg[37]/CE
core/jtag_tap/srg_mdr_reg[37]/CLR
core/jtag_tap/srg_mdr_reg[37]/D
core/jtag_tap/srg_mdr_reg[38]/CE
core/jtag_tap/srg_mdr_reg[38]/CLR
core/jtag_tap/srg_mdr_reg[38]/D
core/jtag_tap/srg_mdr_reg[39]/CE
core/jtag_tap/srg_mdr_reg[39]/CLR
core/jtag_tap/srg_mdr_reg[39]/D
core/jtag_tap/srg_mdr_reg[3]/CE
core/jtag_tap/srg_mdr_reg[3]/CLR
core/jtag_tap/srg_mdr_reg[3]/D
core/jtag_tap/srg_mdr_reg[40]/CE
core/jtag_tap/srg_mdr_reg[40]/CLR
core/jtag_tap/srg_mdr_reg[40]/D
core/jtag_tap/srg_mdr_reg[41]/CE
core/jtag_tap/srg_mdr_reg[41]/CLR
core/jtag_tap/srg_mdr_reg[41]/D
core/jtag_tap/srg_mdr_reg[42]/CE
core/jtag_tap/srg_mdr_reg[42]/CLR
core/jtag_tap/srg_mdr_reg[42]/D
core/jtag_tap/srg_mdr_reg[43]/CE
core/jtag_tap/srg_mdr_reg[43]/CLR
core/jtag_tap/srg_mdr_reg[43]/D
core/jtag_tap/srg_mdr_reg[44]/CE
core/jtag_tap/srg_mdr_reg[44]/CLR
core/jtag_tap/srg_mdr_reg[44]/D
core/jtag_tap/srg_mdr_reg[45]/CE
core/jtag_tap/srg_mdr_reg[45]/CLR
core/jtag_tap/srg_mdr_reg[45]/D
core/jtag_tap/srg_mdr_reg[46]/CE
core/jtag_tap/srg_mdr_reg[46]/CLR
core/jtag_tap/srg_mdr_reg[46]/D
core/jtag_tap/srg_mdr_reg[47]/CE
core/jtag_tap/srg_mdr_reg[47]/CLR
core/jtag_tap/srg_mdr_reg[47]/D
core/jtag_tap/srg_mdr_reg[48]/CE
core/jtag_tap/srg_mdr_reg[48]/CLR
core/jtag_tap/srg_mdr_reg[48]/D
core/jtag_tap/srg_mdr_reg[49]/CE
core/jtag_tap/srg_mdr_reg[49]/CLR
core/jtag_tap/srg_mdr_reg[49]/D
core/jtag_tap/srg_mdr_reg[4]/CE
core/jtag_tap/srg_mdr_reg[4]/CLR
core/jtag_tap/srg_mdr_reg[4]/D
core/jtag_tap/srg_mdr_reg[50]/CE
core/jtag_tap/srg_mdr_reg[50]/CLR
core/jtag_tap/srg_mdr_reg[50]/D
core/jtag_tap/srg_mdr_reg[51]/CE
core/jtag_tap/srg_mdr_reg[51]/CLR
core/jtag_tap/srg_mdr_reg[51]/D
core/jtag_tap/srg_mdr_reg[52]/CE
core/jtag_tap/srg_mdr_reg[52]/CLR
core/jtag_tap/srg_mdr_reg[52]/D
core/jtag_tap/srg_mdr_reg[53]/CE
core/jtag_tap/srg_mdr_reg[53]/CLR
core/jtag_tap/srg_mdr_reg[53]/D
core/jtag_tap/srg_mdr_reg[54]/CE
core/jtag_tap/srg_mdr_reg[54]/CLR
core/jtag_tap/srg_mdr_reg[54]/D
core/jtag_tap/srg_mdr_reg[55]/CE
core/jtag_tap/srg_mdr_reg[55]/CLR
core/jtag_tap/srg_mdr_reg[55]/D
core/jtag_tap/srg_mdr_reg[56]/CE
core/jtag_tap/srg_mdr_reg[56]/CLR
core/jtag_tap/srg_mdr_reg[56]/D
core/jtag_tap/srg_mdr_reg[57]/CE
core/jtag_tap/srg_mdr_reg[57]/CLR
core/jtag_tap/srg_mdr_reg[57]/D
core/jtag_tap/srg_mdr_reg[58]/CE
core/jtag_tap/srg_mdr_reg[58]/CLR
core/jtag_tap/srg_mdr_reg[58]/D
core/jtag_tap/srg_mdr_reg[59]/CE
core/jtag_tap/srg_mdr_reg[59]/CLR
core/jtag_tap/srg_mdr_reg[59]/D
core/jtag_tap/srg_mdr_reg[5]/CE
core/jtag_tap/srg_mdr_reg[5]/CLR
core/jtag_tap/srg_mdr_reg[5]/D
core/jtag_tap/srg_mdr_reg[60]/CE
core/jtag_tap/srg_mdr_reg[60]/CLR
core/jtag_tap/srg_mdr_reg[60]/D
core/jtag_tap/srg_mdr_reg[61]/CE
core/jtag_tap/srg_mdr_reg[61]/CLR
core/jtag_tap/srg_mdr_reg[61]/D
core/jtag_tap/srg_mdr_reg[62]/CE
core/jtag_tap/srg_mdr_reg[62]/CLR
core/jtag_tap/srg_mdr_reg[62]/D
core/jtag_tap/srg_mdr_reg[63]/CE
core/jtag_tap/srg_mdr_reg[63]/CLR
core/jtag_tap/srg_mdr_reg[63]/D
core/jtag_tap/srg_mdr_reg[64]/CE
core/jtag_tap/srg_mdr_reg[64]/CLR
core/jtag_tap/srg_mdr_reg[64]/D
core/jtag_tap/srg_mdr_reg[65]/CE
core/jtag_tap/srg_mdr_reg[65]/CLR
core/jtag_tap/srg_mdr_reg[65]/D
core/jtag_tap/srg_mdr_reg[66]/CE
core/jtag_tap/srg_mdr_reg[66]/CLR
core/jtag_tap/srg_mdr_reg[66]/D
core/jtag_tap/srg_mdr_reg[67]/CE
core/jtag_tap/srg_mdr_reg[67]/CLR
core/jtag_tap/srg_mdr_reg[67]/D
core/jtag_tap/srg_mdr_reg[68]/CE
core/jtag_tap/srg_mdr_reg[68]/CLR
core/jtag_tap/srg_mdr_reg[68]/D
core/jtag_tap/srg_mdr_reg[69]/CE
core/jtag_tap/srg_mdr_reg[69]/CLR
core/jtag_tap/srg_mdr_reg[69]/D
core/jtag_tap/srg_mdr_reg[6]/CE
core/jtag_tap/srg_mdr_reg[6]/CLR
core/jtag_tap/srg_mdr_reg[6]/D
core/jtag_tap/srg_mdr_reg[70]/CE
core/jtag_tap/srg_mdr_reg[70]/CLR
core/jtag_tap/srg_mdr_reg[70]/D
core/jtag_tap/srg_mdr_reg[71]/CE
core/jtag_tap/srg_mdr_reg[71]/CLR
core/jtag_tap/srg_mdr_reg[71]/D
core/jtag_tap/srg_mdr_reg[72]/CE
core/jtag_tap/srg_mdr_reg[72]/CLR
core/jtag_tap/srg_mdr_reg[72]/D
core/jtag_tap/srg_mdr_reg[73]/CE
core/jtag_tap/srg_mdr_reg[73]/CLR
core/jtag_tap/srg_mdr_reg[73]/D
core/jtag_tap/srg_mdr_reg[74]/CE
core/jtag_tap/srg_mdr_reg[74]/CLR
core/jtag_tap/srg_mdr_reg[74]/D
core/jtag_tap/srg_mdr_reg[75]/CE
core/jtag_tap/srg_mdr_reg[75]/CLR
core/jtag_tap/srg_mdr_reg[75]/D
core/jtag_tap/srg_mdr_reg[76]/CE
core/jtag_tap/srg_mdr_reg[76]/CLR
core/jtag_tap/srg_mdr_reg[76]/D
core/jtag_tap/srg_mdr_reg[77]/CE
core/jtag_tap/srg_mdr_reg[77]/CLR
core/jtag_tap/srg_mdr_reg[77]/D
core/jtag_tap/srg_mdr_reg[78]/CE
core/jtag_tap/srg_mdr_reg[78]/CLR
core/jtag_tap/srg_mdr_reg[78]/D
core/jtag_tap/srg_mdr_reg[79]/CE
core/jtag_tap/srg_mdr_reg[79]/CLR
core/jtag_tap/srg_mdr_reg[79]/D
core/jtag_tap/srg_mdr_reg[7]/CE
core/jtag_tap/srg_mdr_reg[7]/CLR
core/jtag_tap/srg_mdr_reg[7]/D
core/jtag_tap/srg_mdr_reg[80]/CE
core/jtag_tap/srg_mdr_reg[80]/CLR
core/jtag_tap/srg_mdr_reg[80]/D
core/jtag_tap/srg_mdr_reg[81]/CE
core/jtag_tap/srg_mdr_reg[81]/CLR
core/jtag_tap/srg_mdr_reg[81]/D
core/jtag_tap/srg_mdr_reg[82]/CE
core/jtag_tap/srg_mdr_reg[82]/CLR
core/jtag_tap/srg_mdr_reg[82]/D
core/jtag_tap/srg_mdr_reg[83]/CE
core/jtag_tap/srg_mdr_reg[83]/CLR
core/jtag_tap/srg_mdr_reg[83]/D
core/jtag_tap/srg_mdr_reg[84]/CE
core/jtag_tap/srg_mdr_reg[84]/CLR
core/jtag_tap/srg_mdr_reg[84]/D
core/jtag_tap/srg_mdr_reg[85]/CE
core/jtag_tap/srg_mdr_reg[85]/CLR
core/jtag_tap/srg_mdr_reg[85]/D
core/jtag_tap/srg_mdr_reg[86]/CE
core/jtag_tap/srg_mdr_reg[86]/CLR
core/jtag_tap/srg_mdr_reg[86]/D
core/jtag_tap/srg_mdr_reg[87]/CE
core/jtag_tap/srg_mdr_reg[87]/CLR
core/jtag_tap/srg_mdr_reg[87]/D
core/jtag_tap/srg_mdr_reg[88]/CE
core/jtag_tap/srg_mdr_reg[88]/CLR
core/jtag_tap/srg_mdr_reg[88]/D
core/jtag_tap/srg_mdr_reg[89]/CE
core/jtag_tap/srg_mdr_reg[89]/CLR
core/jtag_tap/srg_mdr_reg[89]/D
core/jtag_tap/srg_mdr_reg[8]/CE
core/jtag_tap/srg_mdr_reg[8]/CLR
core/jtag_tap/srg_mdr_reg[8]/D
core/jtag_tap/srg_mdr_reg[90]/CE
core/jtag_tap/srg_mdr_reg[90]/CLR
core/jtag_tap/srg_mdr_reg[90]/D
core/jtag_tap/srg_mdr_reg[91]/CE
core/jtag_tap/srg_mdr_reg[91]/CLR
core/jtag_tap/srg_mdr_reg[91]/D
core/jtag_tap/srg_mdr_reg[92]/CE
core/jtag_tap/srg_mdr_reg[92]/CLR
core/jtag_tap/srg_mdr_reg[92]/D
core/jtag_tap/srg_mdr_reg[93]/CE
core/jtag_tap/srg_mdr_reg[93]/CLR
core/jtag_tap/srg_mdr_reg[93]/D
core/jtag_tap/srg_mdr_reg[94]/CE
core/jtag_tap/srg_mdr_reg[94]/CLR
core/jtag_tap/srg_mdr_reg[94]/D
core/jtag_tap/srg_mdr_reg[95]/CE
core/jtag_tap/srg_mdr_reg[95]/CLR
core/jtag_tap/srg_mdr_reg[95]/D
core/jtag_tap/srg_mdr_reg[96]/CE
core/jtag_tap/srg_mdr_reg[96]/CLR
core/jtag_tap/srg_mdr_reg[96]/D
core/jtag_tap/srg_mdr_reg[97]/CE
core/jtag_tap/srg_mdr_reg[97]/CLR
core/jtag_tap/srg_mdr_reg[97]/D
core/jtag_tap/srg_mdr_reg[98]/CE
core/jtag_tap/srg_mdr_reg[98]/CLR
core/jtag_tap/srg_mdr_reg[98]/D
core/jtag_tap/srg_mdr_reg[99]/CE
core/jtag_tap/srg_mdr_reg[99]/CLR
core/jtag_tap/srg_mdr_reg[99]/D
core/jtag_tap/srg_mdr_reg[9]/CE
core/jtag_tap/srg_mdr_reg[9]/CLR
core/jtag_tap/srg_mdr_reg[9]/D
core/sync_request_to_dm/sDeqToggle_reg/D
core/sync_request_to_dm/sDeqToggle_reg/PRE
core/sync_request_to_dm/sEnqToggle_reg/CE
core/sync_request_to_dm/sEnqToggle_reg/CLR
core/sync_request_to_dm/sEnqToggle_reg/D
core/sync_request_to_dm/sSyncReg1_reg/CLR
core/sync_request_to_dm/sSyncReg1_reg/D
core/sync_request_to_dm/syncFIFO1Data_reg[0]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[0]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[0]/D
core/sync_request_to_dm/syncFIFO1Data_reg[10]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[10]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[10]/D
core/sync_request_to_dm/syncFIFO1Data_reg[11]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[11]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[11]/D
core/sync_request_to_dm/syncFIFO1Data_reg[12]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[12]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[12]/D
core/sync_request_to_dm/syncFIFO1Data_reg[13]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[13]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[13]/D
core/sync_request_to_dm/syncFIFO1Data_reg[14]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[14]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[14]/D
core/sync_request_to_dm/syncFIFO1Data_reg[15]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[15]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[15]/D
core/sync_request_to_dm/syncFIFO1Data_reg[16]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[16]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[16]/D
core/sync_request_to_dm/syncFIFO1Data_reg[17]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[17]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[17]/D
core/sync_request_to_dm/syncFIFO1Data_reg[18]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[18]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[18]/D
core/sync_request_to_dm/syncFIFO1Data_reg[19]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[19]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[19]/D
core/sync_request_to_dm/syncFIFO1Data_reg[1]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[1]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[1]/D
core/sync_request_to_dm/syncFIFO1Data_reg[20]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[20]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[20]/D
core/sync_request_to_dm/syncFIFO1Data_reg[21]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[21]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[21]/D
core/sync_request_to_dm/syncFIFO1Data_reg[22]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[22]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[22]/D
core/sync_request_to_dm/syncFIFO1Data_reg[23]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[23]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[23]/D
core/sync_request_to_dm/syncFIFO1Data_reg[24]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[24]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[24]/D
core/sync_request_to_dm/syncFIFO1Data_reg[25]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[25]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[25]/D
core/sync_request_to_dm/syncFIFO1Data_reg[26]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[26]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[26]/D
core/sync_request_to_dm/syncFIFO1Data_reg[27]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[27]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[27]/D
core/sync_request_to_dm/syncFIFO1Data_reg[28]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[28]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[28]/D
core/sync_request_to_dm/syncFIFO1Data_reg[29]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[29]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[29]/D
core/sync_request_to_dm/syncFIFO1Data_reg[2]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[2]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[2]/D
core/sync_request_to_dm/syncFIFO1Data_reg[30]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[30]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[30]/D
core/sync_request_to_dm/syncFIFO1Data_reg[31]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[31]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[31]/D
core/sync_request_to_dm/syncFIFO1Data_reg[32]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[32]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[32]/D
core/sync_request_to_dm/syncFIFO1Data_reg[33]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[33]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[33]/D
core/sync_request_to_dm/syncFIFO1Data_reg[34]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[34]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[34]/D
core/sync_request_to_dm/syncFIFO1Data_reg[35]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[35]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[35]/D
core/sync_request_to_dm/syncFIFO1Data_reg[36]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[36]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[36]/D
core/sync_request_to_dm/syncFIFO1Data_reg[37]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[37]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[37]/D
core/sync_request_to_dm/syncFIFO1Data_reg[38]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[38]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[38]/D
core/sync_request_to_dm/syncFIFO1Data_reg[39]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[39]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[39]/D
core/sync_request_to_dm/syncFIFO1Data_reg[3]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[3]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[3]/D
core/sync_request_to_dm/syncFIFO1Data_reg[4]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[4]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[4]/D
core/sync_request_to_dm/syncFIFO1Data_reg[5]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[5]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[5]/D
core/sync_request_to_dm/syncFIFO1Data_reg[6]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[6]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[6]/D
core/sync_request_to_dm/syncFIFO1Data_reg[7]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[7]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[7]/D
core/sync_request_to_dm/syncFIFO1Data_reg[8]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[8]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[8]/D
core/sync_request_to_dm/syncFIFO1Data_reg[9]/CE
core/sync_request_to_dm/syncFIFO1Data_reg[9]/CLR
core/sync_request_to_dm/syncFIFO1Data_reg[9]/D
core/sync_response_from_dm/dDeqToggle_reg/CLR
core/sync_response_from_dm/dDeqToggle_reg/D
core/sync_response_from_dm/dEnqToggle_reg/CLR
core/sync_response_from_dm/dEnqToggle_reg/D
core/sync_response_from_dm/dSyncReg1_reg/CLR
core/sync_response_from_dm/dSyncReg1_reg/D
core/tdo_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

gpio[0]
gpio[10]
gpio[11]
gpio[12]
gpio[13]
gpio[14]
gpio[15]
gpio[16]
gpio[17]
gpio[18]
gpio[19]
gpio[1]
gpio[20]
gpio[21]
gpio[22]
gpio[23]
gpio[24]
gpio[25]
gpio[26]
gpio[27]
gpio[28]
gpio[29]
gpio[2]
gpio[30]
gpio[31]
gpio[3]
gpio[4]
gpio[5]
gpio[6]
gpio[7]
gpio[8]
gpio[9]
i2c_scl
i2c_sda
spi0_miso
spi1_miso
uart0_SIN
uart1_SIN

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

gpio[0]
gpio[10]
gpio[11]
gpio[12]
gpio[13]
gpio[14]
gpio[15]
gpio[16]
gpio[17]
gpio[18]
gpio[19]
gpio[1]
gpio[20]
gpio[21]
gpio[22]
gpio[23]
gpio[24]
gpio[25]
gpio[26]
gpio[27]
gpio[28]
gpio[29]
gpio[2]
gpio[30]
gpio[31]
gpio[3]
gpio[4]
gpio[5]
gpio[6]
gpio[7]
gpio[8]
gpio[9]
i2c_scl
i2c_sda
pwm0
pwm1
pwm2
pwm3
pwm4
pwm5
spi0_mosi
spi0_nss
spi1_mosi
spi1_nss
spi1_sclk
uart0_SOUT
uart1_SOUT

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.160        0.000                      0                36151       -1.120     -268.919                    246                36151        3.000        0.000                       0                 20896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_divider  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_divider  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_divider        4.160        0.000                      0                35371       -1.120     -268.919                    246                35371        8.750        0.000                       0                 20892  
  clkfbout_clk_divider                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_divider  clk_out1_clk_divider       17.232        0.000                      0                  780        0.042        0.000                      0                  780  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_divider                        
(none)                clkfbout_clk_divider                        
(none)                                      clk_out1_clk_divider  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_divider
  To Clock:  clk_out1_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.160ns,  Total Violation        0.000ns
Hold  :          246  Failing Endpoints,  Worst Slack       -1.120ns,  Total Violation     -268.919ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[10]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[11]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[12]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[13]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[14]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[15]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[16]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[17]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 6.306ns (40.924%)  route 9.103ns (59.076%))
  Logic Levels:           30  (CARRY4=16 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, unplaced)       0.913     0.030    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     0.325 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, unplaced)         0.333     0.658    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.238 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     1.247    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.361    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.475 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.475    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.589 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.589    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.703    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.260 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/O[3]
                         net (fo=2, unplaced)         0.629     2.889    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[32]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     3.196 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, unplaced)         0.449     3.645    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/stage2_mv_delayed_output[1]
                                                                      f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.769 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27/O
                         net (fo=2, unplaced)         0.460     4.229    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_4
                                                                      r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry_i_9/O
                         net (fo=1, unplaced)         0.449     4.802    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.926 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.926    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[46][0]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.467    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.581 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.581    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.695 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.695    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__1_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.809 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.809    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__2_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.923    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__3_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.037    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__4_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.366 f  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__5/O[3]
                         net (fo=9, unplaced)         0.659     7.025    core/eclass/_unnamed_/riscv/fifof_2/D_OUT_reg[70][3]
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     7.326 f  core/eclass/_unnamed_/riscv/fifof_2/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_11/O
                         net (fo=1, unplaced)         0.449     7.775    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_2
                                                                      f  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639     8.538    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT[49]_i_29[1]
                                                                      r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.045 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry__2/CO[3]
                         net (fo=2, unplaced)         0.732     9.777    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_1[0]
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     9.927 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, unplaced)         0.449    10.376    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    10.500 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, unplaced)         0.460    10.960    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
                                                                      r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, unplaced)         0.449    11.533    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
                                                                      r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.657 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, unplaced)         0.477    12.134    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.258 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, unplaced)         0.460    12.718    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    12.842 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, unplaced)        0.513    13.355    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
                                                                      f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150    13.505 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, unplaced)        0.565    14.070    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
                         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[18]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.230    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[18]
  -------------------------------------------------------------------
                         required time                         18.230    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[0]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[0]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[0]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[10]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[10]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[10]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[11]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[11]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[11]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[12]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[12]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[12]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[13]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[13]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[13]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[14]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[14]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[14]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[15]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[15]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[15]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[1]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[1]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[1]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[2]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[2]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[2]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.120ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn_reg[3]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/sDataSyncIn[3]
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[3]/C
                         clock pessimism             -0.531    -0.266    
                         FDCE (Hold_fdce_C_D)         0.056    -0.210    core/pwm_cluster/pwm0/pwm_sync_duty_cycle/dD_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 -1.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0  xadc_wiz_inst/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424                core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424                core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424                core/boot_dut_dmemMSB/portb_we[1].RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424                core/boot_dut_dmemMSB/portb_we[1].RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424                core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424                core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424                core/boot_dut_dmemMSB/portb_we[1].RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424                core/boot_dut_dmemMSB/portb_we[1].RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424                core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360               clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                 core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider
  To Clock:  clkfbout_clk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845                clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751                clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360              clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_divider
  To Clock:  clk_out1_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack       17.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_aarPostIncrement_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/nDMReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/nDMReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_4
                         FDCE                                         f  core/debug_module/abst_ar_aarPostIncrement_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_aarPostIncrement_reg/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_aarPostIncrement_reg
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_aarSize_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/nDMReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/nDMReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_4
                         FDCE                                         f  core/debug_module/abst_ar_aarSize_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_aarSize_reg[0]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_aarSize_reg[0]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_aarSize_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/nDMReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/nDMReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_4
                         FDCE                                         f  core/debug_module/abst_ar_aarSize_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_aarSize_reg[1]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_aarSize_reg[1]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_aarSize_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/nDMReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/nDMReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_4
                         FDCE                                         f  core/debug_module/abst_ar_aarSize_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_aarSize_reg[2]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_aarSize_reg[2]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_cmdType_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/ackHaveReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_3
                         FDCE                                         f  core/debug_module/abst_ar_cmdType_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_cmdType_reg[0]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_cmdType_reg[0]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_cmdType_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/ackHaveReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_3
                         FDCE                                         f  core/debug_module/abst_ar_cmdType_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_cmdType_reg[1]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_cmdType_reg[1]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_cmdType_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/ackHaveReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_3
                         FDCE                                         f  core/debug_module/abst_ar_cmdType_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_cmdType_reg[2]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_cmdType_reg[2]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_cmdType_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/ackHaveReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_3
                         FDCE                                         f  core/debug_module/abst_ar_cmdType_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_cmdType_reg[3]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_cmdType_reg[3]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_cmdType_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/ackHaveReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_3
                         FDCE                                         f  core/debug_module/abst_ar_cmdType_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_cmdType_reg[4]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_cmdType_reg[4]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/abst_ar_cmdType_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.751ns (35.258%)  route 1.379ns (64.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/debug_module/dm_reset/clk_out1
                         FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456    -0.883 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, unplaced)         0.498    -0.385    core/debug_module/dm_reset/dm_reset_OUT_RST
                                                                      r  core/debug_module/dm_reset/ackHaveReset_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.090 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, unplaced)       0.881     0.791    core/debug_module/dm_reset_n_3
                         FDCE                                         f  core/debug_module/abst_ar_cmdType_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.480 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    17.985    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_ar_cmdType_reg[5]/C
                         clock pessimism              0.531    18.516    
                         clock uncertainty           -0.084    18.432    
                         FDCE (Recov_fdce_C_CLR)     -0.409    18.023    core/debug_module/abst_ar_cmdType_reg[5]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 17.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_pwm_output_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_pwm_output_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_pwm_output_reg/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_pwm_output_reg
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[0]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[10]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[11]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[12]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[13]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[14]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[15]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[1]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_rg_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.239ns (30.192%)  route 0.553ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.210    -0.832    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.691 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.493    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
                                                                      r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.395 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, unplaced)        0.354    -0.041    core/pwm_cluster/pwm0/pwm_control_reset_n_0
                         FDCE                                         f  core/pwm_cluster/pwm0/pwm_rg_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.056    -0.912 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.355    -0.557    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.528 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.259    -0.269    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_rg_counter_reg[2]/C
                         clock pessimism              0.280     0.011    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.083    core/pwm_cluster/pwm0/pwm_rg_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.042    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           747 Endpoints
Min Delay           747 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/jtag_tap/rg_pseudo_ir_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/capture_repsonse_from_dm_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.791ns  (logic 1.123ns (29.623%)  route 2.668ns (70.377%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/rg_pseudo_ir_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core/jtag_tap/rg_pseudo_ir_reg[3]/Q
                         net (fo=8, unplaced)         0.844     1.300    core/jtag_tap/response_from_DM/srg_mdr_reg[17][3]
                                                                      f  core/jtag_tap/response_from_DM/empty_reg_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.595 f  core/jtag_tap/response_from_DM/empty_reg_i_3/O
                         net (fo=1, unplaced)         0.449     2.044    core/jtag_tap/response_from_DM/empty_reg_i_3_n_0
                                                                      f  core/jtag_tap/response_from_DM/empty_reg_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.168 f  core/jtag_tap/response_from_DM/empty_reg_i_2/O
                         net (fo=4, unplaced)         0.926     3.094    core/jtag_tap/response_from_DM/update_reg_0
                                                                      f  core/jtag_tap/response_from_DM/capture_repsonse_from_dm_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.218 r  core/jtag_tap/response_from_DM/capture_repsonse_from_dm_i_4/O
                         net (fo=1, unplaced)         0.449     3.667    core/jtag_tap/response_from_DM/capture_repsonse_from_dm_EN
                                                                      r  core/jtag_tap/response_from_DM/capture_repsonse_from_dm_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.791 r  core/jtag_tap/response_from_DM/capture_repsonse_from_dm_i_1/O
                         net (fo=1, unplaced)         0.000     3.791    core/jtag_tap/response_from_DM_n_2
                         FDCE                                         r  core/jtag_tap/capture_repsonse_from_dm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/rg_pseudo_ir_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/srg_mdr_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.751ns  (logic 1.123ns (29.939%)  route 2.628ns (70.061%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/rg_pseudo_ir_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/rg_pseudo_ir_reg[1]/Q
                         net (fo=8, unplaced)         0.779     1.235    core/jtag_tap/rg_pseudo_ir[1]
                                                                      r  core/jtag_tap/capture_repsonse_from_dm_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.530 r  core/jtag_tap/capture_repsonse_from_dm_i_2/O
                         net (fo=2, unplaced)         0.430     1.960    core/jtag_tap/response_from_DM/capture_repsonse_from_dm_reg
                                                                      r  core/jtag_tap/response_from_DM/srg_mdr[36]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.084 r  core/jtag_tap/response_from_DM/srg_mdr[36]_i_2/O
                         net (fo=28, unplaced)        0.970     3.054    core/jtag_tap/response_from_DM/srg_mdr[36]_i_2_n_0
                                                                      r  core/jtag_tap/response_from_DM/srg_mdr[13]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.178 r  core/jtag_tap/response_from_DM/srg_mdr[13]_i_2/O
                         net (fo=1, unplaced)         0.449     3.627    core/jtag_tap/response_from_DM/srg_mdr[13]_i_2_n_0
                                                                      r  core/jtag_tap/response_from_DM/srg_mdr[13]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.751 r  core/jtag_tap/response_from_DM/srg_mdr[13]_i_1/O
                         net (fo=1, unplaced)         0.000     3.751    core/jtag_tap/srg_mdr_D_IN[13]
                         FDCE                                         r  core/jtag_tap/srg_mdr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/rg_pseudo_ir_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/srg_mdr_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.745ns  (logic 1.117ns (29.826%)  route 2.628ns (70.174%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/rg_pseudo_ir_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/rg_pseudo_ir_reg[1]/Q
                         net (fo=8, unplaced)         0.779     1.235    core/jtag_tap/rg_pseudo_ir[1]
                                                                      r  core/jtag_tap/capture_repsonse_from_dm_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.530 r  core/jtag_tap/capture_repsonse_from_dm_i_2/O
                         net (fo=2, unplaced)         0.430     1.960    core/jtag_tap/response_from_DM/capture_repsonse_from_dm_reg
                                                                      r  core/jtag_tap/response_from_DM/srg_mdr[36]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.084 r  core/jtag_tap/response_from_DM/srg_mdr[36]_i_2/O
                         net (fo=28, unplaced)        0.970     3.054    core/jtag_tap/response_from_DM/srg_mdr[36]_i_2_n_0
                                                                      r  core/jtag_tap/response_from_DM/srg_mdr[14]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.178 r  core/jtag_tap/response_from_DM/srg_mdr[14]_i_2/O
                         net (fo=1, unplaced)         0.449     3.627    core/jtag_tap/response_from_DM/srg_mdr[14]_i_2_n_0
                                                                      r  core/jtag_tap/response_from_DM/srg_mdr[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     3.745 r  core/jtag_tap/response_from_DM/srg_mdr[14]_i_1/O
                         net (fo=1, unplaced)         0.000     3.745    core/jtag_tap/srg_mdr_D_IN[14]
                         FDCE                                         r  core/jtag_tap/srg_mdr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/rg_pseudo_ir_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/response_status_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.123ns (33.643%)  route 2.215ns (66.357%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/rg_pseudo_ir_reg[3]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/rg_pseudo_ir_reg[3]/Q
                         net (fo=8, unplaced)         0.844     1.300    core/jtag_tap/response_from_DM/srg_mdr_reg[17][3]
                                                                      r  core/jtag_tap/response_from_DM/empty_reg_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     1.595 r  core/jtag_tap/response_from_DM/empty_reg_i_3/O
                         net (fo=1, unplaced)         0.449     2.044    core/jtag_tap/response_from_DM/empty_reg_i_3_n_0
                                                                      r  core/jtag_tap/response_from_DM/empty_reg_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.168 r  core/jtag_tap/response_from_DM/empty_reg_i_2/O
                         net (fo=4, unplaced)         0.473     2.641    core/jtag_tap/response_from_DM_n_6
                                                                      r  core/jtag_tap/response_status[0]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.765 f  core/jtag_tap/response_status[0]_i_4/O
                         net (fo=1, unplaced)         0.449     3.214    core/jtag_tap/response_from_DM/response_status_reg[0]_1
                                                                      f  core/jtag_tap/response_from_DM/response_status[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.338 r  core/jtag_tap/response_from_DM/response_status[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.338    core/jtag_tap/response_from_DM_n_3
                         FDCE                                         r  core/jtag_tap/response_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/srg_mdr_reg[138]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/request_to_DM/empty_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.123ns (35.948%)  route 2.001ns (64.052%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/srg_mdr_reg[138]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/srg_mdr_reg[138]/Q
                         net (fo=5, unplaced)         0.498     0.954    core/jtag_tap/request_to_DM/rg_packet_reg[0][40]
                                                                      r  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.249 f  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/O
                         net (fo=1, unplaced)         0.449     1.698    core/jtag_tap/request_to_DM/rg_packet[40]_i_2_n_0
                                                                      f  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/O
                         net (fo=42, unplaced)        0.527     2.349    core/jtag_tap/request_to_DM/rg_pseudo_ir_reg[2][0]
                                                                      r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.473 r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/O
                         net (fo=42, unplaced)        0.527     3.000    core/jtag_tap/request_to_DM/E[0]
                                                                      r  core/jtag_tap/request_to_DM/empty_reg_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.124 r  core/jtag_tap/request_to_DM/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     3.124    core/jtag_tap/request_to_DM/empty_reg_i_1_n_0
                         FDCE                                         r  core/jtag_tap/request_to_DM/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/srg_mdr_reg[138]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 0.999ns (33.036%)  route 2.025ns (66.964%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/srg_mdr_reg[138]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/srg_mdr_reg[138]/Q
                         net (fo=5, unplaced)         0.498     0.954    core/jtag_tap/request_to_DM/rg_packet_reg[0][40]
                                                                      r  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.249 f  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/O
                         net (fo=1, unplaced)         0.449     1.698    core/jtag_tap/request_to_DM/rg_packet[40]_i_2_n_0
                                                                      f  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/O
                         net (fo=42, unplaced)        0.527     2.349    core/jtag_tap/request_to_DM/rg_pseudo_ir_reg[2][0]
                                                                      r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.473 r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/O
                         net (fo=42, unplaced)        0.551     3.024    core/jtag_tap/request_to_DM/E[0]
                         FDCE                                         r  core/jtag_tap/request_to_DM/D_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/srg_mdr_reg[138]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 0.999ns (33.036%)  route 2.025ns (66.964%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/srg_mdr_reg[138]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/srg_mdr_reg[138]/Q
                         net (fo=5, unplaced)         0.498     0.954    core/jtag_tap/request_to_DM/rg_packet_reg[0][40]
                                                                      r  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.249 f  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/O
                         net (fo=1, unplaced)         0.449     1.698    core/jtag_tap/request_to_DM/rg_packet[40]_i_2_n_0
                                                                      f  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/O
                         net (fo=42, unplaced)        0.527     2.349    core/jtag_tap/request_to_DM/rg_pseudo_ir_reg[2][0]
                                                                      r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.473 r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/O
                         net (fo=42, unplaced)        0.551     3.024    core/jtag_tap/request_to_DM/E[0]
                         FDCE                                         r  core/jtag_tap/request_to_DM/D_OUT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/srg_mdr_reg[138]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 0.999ns (33.036%)  route 2.025ns (66.964%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/srg_mdr_reg[138]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/srg_mdr_reg[138]/Q
                         net (fo=5, unplaced)         0.498     0.954    core/jtag_tap/request_to_DM/rg_packet_reg[0][40]
                                                                      r  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.249 f  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/O
                         net (fo=1, unplaced)         0.449     1.698    core/jtag_tap/request_to_DM/rg_packet[40]_i_2_n_0
                                                                      f  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/O
                         net (fo=42, unplaced)        0.527     2.349    core/jtag_tap/request_to_DM/rg_pseudo_ir_reg[2][0]
                                                                      r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.473 r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/O
                         net (fo=42, unplaced)        0.551     3.024    core/jtag_tap/request_to_DM/E[0]
                         FDCE                                         r  core/jtag_tap/request_to_DM/D_OUT_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/srg_mdr_reg[138]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 0.999ns (33.036%)  route 2.025ns (66.964%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/srg_mdr_reg[138]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/srg_mdr_reg[138]/Q
                         net (fo=5, unplaced)         0.498     0.954    core/jtag_tap/request_to_DM/rg_packet_reg[0][40]
                                                                      r  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.249 f  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/O
                         net (fo=1, unplaced)         0.449     1.698    core/jtag_tap/request_to_DM/rg_packet[40]_i_2_n_0
                                                                      f  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/O
                         net (fo=42, unplaced)        0.527     2.349    core/jtag_tap/request_to_DM/rg_pseudo_ir_reg[2][0]
                                                                      r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.473 r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/O
                         net (fo=42, unplaced)        0.551     3.024    core/jtag_tap/request_to_DM/E[0]
                         FDCE                                         r  core/jtag_tap/request_to_DM/D_OUT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/jtag_tap/srg_mdr_reg[138]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 0.999ns (33.036%)  route 2.025ns (66.964%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/jtag_tap/srg_mdr_reg[138]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/jtag_tap/srg_mdr_reg[138]/Q
                         net (fo=5, unplaced)         0.498     0.954    core/jtag_tap/request_to_DM/rg_packet_reg[0][40]
                                                                      r  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.249 f  core/jtag_tap/request_to_DM/rg_packet[40]_i_2/O
                         net (fo=1, unplaced)         0.449     1.698    core/jtag_tap/request_to_DM/rg_packet[40]_i_2_n_0
                                                                      f  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  core/jtag_tap/request_to_DM/rg_packet[40]_i_1/O
                         net (fo=42, unplaced)        0.527     2.349    core/jtag_tap/request_to_DM/rg_pseudo_ir_reg[2][0]
                                                                      r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.473 r  core/jtag_tap/request_to_DM/D_OUT[39]_i_1/O
                         net (fo=42, unplaced)        0.551     3.024    core/jtag_tap/request_to_DM/E[0]
                         FDCE                                         r  core/jtag_tap/request_to_DM/D_OUT_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/capture_repsonse_from_dm_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/wire_trst
                         FDCE                                         f  core/jtag_tap/capture_repsonse_from_dm_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/dmistat_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/wire_trst
                         FDCE                                         f  core/jtag_tap/dmistat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/dmistat_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/wire_trst
                         FDCE                                         f  core/jtag_tap/dmistat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/jtag_tap/request_to_DM/D_OUT_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/jtag_tap/request_to_DM/wire_trst
                         FDCE                                         f  core/jtag_tap/request_to_DM/D_OUT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_divider
  To Clock:  

Max Delay           452 Endpoints
Min Delay           452 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/pwm_cluster/pwm4/pwm_pwm_output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.436ns  (logic 4.307ns (79.235%)  route 1.129ns (20.765%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm4/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm4/pwm_clock_divider_new_clock/dSyncReg1_i_2__3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm4/pwm_clock_divider_new_clock/dSyncReg1_i_2__3/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_55
                                                                      r  dSyncReg1_reg_i_1__2/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__2/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm4/pwm_clock_divider_clock_selector_CLK_OUT_3
                         FDCE                                         r  core/pwm_cluster/pwm4/pwm_pwm_output_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     0.720 r  core/pwm_cluster/pwm4/pwm_pwm_output_reg/Q
                         net (fo=3, unplaced)         0.329     1.049    core/pwm_cluster/pwm4/pwm_pwm_output
                                                                      r  core/pwm_cluster/pwm4/pwm4_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     1.344 r  core/pwm_cluster/pwm4/pwm4_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.144    pwm4_OBUF
    E2                                                                r  pwm4_OBUF_inst/I
    E2                   OBUF (Prop_obuf_I_O)         3.556     5.700 r  pwm4_OBUF_inst/O
                         net (fo=0)                   0.000     5.700    pwm4
    E2                                                                r  pwm4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pwm_cluster/pwm5/pwm_pwm_output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 4.306ns (79.230%)  route 1.129ns (20.770%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_57
                                                                      r  dSyncReg1_reg_i_1__3/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm5/pwm_clock_divider_clock_selector_CLK_OUT_4
                         FDCE                                         r  core/pwm_cluster/pwm5/pwm_pwm_output_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     0.720 r  core/pwm_cluster/pwm5/pwm_pwm_output_reg/Q
                         net (fo=3, unplaced)         0.329     1.049    core/pwm_cluster/pwm5/pwm_pwm_output
                                                                      r  core/pwm_cluster/pwm5/pwm5_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     1.344 r  core/pwm_cluster/pwm5/pwm5_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.144    pwm5_OBUF
    D2                                                                r  pwm5_OBUF_inst/I
    D2                   OBUF (Prop_obuf_I_O)         3.555     5.699 r  pwm5_OBUF_inst/O
                         net (fo=0)                   0.000     5.699    pwm5
    D2                                                                r  pwm5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pwm_cluster/pwm0/pwm_pwm_output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.426ns  (logic 4.297ns (79.198%)  route 1.129ns (20.802%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm0/pwm_clock_divider_new_clock/dSyncReg1_i_2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_47
                                                                      r  dSyncReg1_reg_i_1__4/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__4/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm0/pwm_clock_divider_clock_selector_CLK_OUT
                         FDCE                                         r  core/pwm_cluster/pwm0/pwm_pwm_output_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     0.720 r  core/pwm_cluster/pwm0/pwm_pwm_output_reg/Q
                         net (fo=3, unplaced)         0.329     1.049    core/pwm_cluster/pwm0/pwm_pwm_output
                                                                      r  core/pwm_cluster/pwm0/pwm0_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     1.344 r  core/pwm_cluster/pwm0/pwm0_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.144    pwm0_OBUF
    D4                                                                r  pwm0_OBUF_inst/I
    D4                   OBUF (Prop_obuf_I_O)         3.546     5.690 r  pwm0_OBUF_inst/O
                         net (fo=0)                   0.000     5.690    pwm0
    D4                                                                r  pwm0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pwm_cluster/pwm1/pwm_pwm_output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.423ns  (logic 4.294ns (79.187%)  route 1.129ns (20.813%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm1/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm1/pwm_clock_divider_new_clock/dSyncReg1_i_2__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm1/pwm_clock_divider_new_clock/dSyncReg1_i_2__0/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_49
                                                                      r  dSyncReg1_reg_i_1/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm1/pwm_clock_divider_clock_selector_CLK_OUT_0
                         FDCE                                         r  core/pwm_cluster/pwm1/pwm_pwm_output_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     0.720 r  core/pwm_cluster/pwm1/pwm_pwm_output_reg/Q
                         net (fo=3, unplaced)         0.329     1.049    core/pwm_cluster/pwm1/pwm_pwm_output
                                                                      r  core/pwm_cluster/pwm1/pwm1_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     1.344 r  core/pwm_cluster/pwm1/pwm1_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.144    pwm1_OBUF
    D3                                                                r  pwm1_OBUF_inst/I
    D3                   OBUF (Prop_obuf_I_O)         3.543     5.688 r  pwm1_OBUF_inst/O
                         net (fo=0)                   0.000     5.688    pwm1
    D3                                                                r  pwm1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pwm_cluster/pwm3/pwm_pwm_output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.420ns  (logic 4.291ns (79.174%)  route 1.129ns (20.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm3/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm3/pwm_clock_divider_new_clock/dSyncReg1_i_2__2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm3/pwm_clock_divider_new_clock/dSyncReg1_i_2__2/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_53
                                                                      r  dSyncReg1_reg_i_1__1/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__1/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm3/pwm_clock_divider_clock_selector_CLK_OUT_2
                         FDCE                                         r  core/pwm_cluster/pwm3/pwm_pwm_output_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     0.720 r  core/pwm_cluster/pwm3/pwm_pwm_output_reg/Q
                         net (fo=3, unplaced)         0.329     1.049    core/pwm_cluster/pwm3/pwm_pwm_output
                                                                      r  core/pwm_cluster/pwm3/pwm3_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     1.344 r  core/pwm_cluster/pwm3/pwm3_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.144    pwm3_OBUF
    F3                                                                r  pwm3_OBUF_inst/I
    F3                   OBUF (Prop_obuf_I_O)         3.540     5.684 r  pwm3_OBUF_inst/O
                         net (fo=0)                   0.000     5.684    pwm3
    F3                                                                r  pwm3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pwm_cluster/pwm2/pwm_pwm_output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.415ns  (logic 4.286ns (79.155%)  route 1.129ns (20.845%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/pwm_cluster/pwm2/pwm_clock_divider_new_clock/clk_out1
                                                                      r  core/pwm_cluster/pwm2/pwm_clock_divider_new_clock/dSyncReg1_i_2__1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    -1.215 r  core/pwm_cluster/pwm2/pwm_clock_divider_new_clock/dSyncReg1_i_2__1/O
                         net (fo=1, unplaced)         0.800    -0.416    core_n_51
                                                                      r  dSyncReg1_reg_i_1__0/I
                         BUFG (Prop_bufg_I_O)         0.096    -0.320 r  dSyncReg1_reg_i_1__0/O
                         net (fo=71, unplaced)        0.584     0.264    core/pwm_cluster/pwm2/pwm_clock_divider_clock_selector_CLK_OUT_1
                         FDCE                                         r  core/pwm_cluster/pwm2/pwm_pwm_output_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     0.720 r  core/pwm_cluster/pwm2/pwm_pwm_output_reg/Q
                         net (fo=3, unplaced)         0.329     1.049    core/pwm_cluster/pwm2/pwm_pwm_output
                                                                      r  core/pwm_cluster/pwm2/pwm2_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     1.344 r  core/pwm_cluster/pwm2/pwm2_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.144    pwm2_OBUF
    F4                                                                r  pwm2_OBUF_inst/I
    F4                   OBUF (Prop_obuf_I_O)         3.535     5.679 r  pwm2_OBUF_inst/O
                         net (fo=0)                   0.000     5.679    pwm2
    F4                                                                r  pwm2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/spi_cluster/spi1/spi_rg_spi_cfg_cr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi1_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 4.306ns (72.988%)  route 1.594ns (27.012%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/spi_cluster/spi1/clk_out1
                         FDCE                                         r  core/spi_cluster/spi1/spi_rg_spi_cfg_cr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/spi_cluster/spi1/spi_rg_spi_cfg_cr1_reg[1]/Q
                         net (fo=15, unplaced)        0.794    -0.089    core/spi_cluster/spi1/p_1_in67_in
                                                                      r  core/spi_cluster/spi1/spi1_sclk_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     0.206 r  core/spi_cluster/spi1/spi1_sclk_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     1.005    spi1_sclk_OBUF
    J18                                                               r  spi1_sclk_OBUF_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.555     4.561 r  spi1_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.561    spi1_sclk
    J18                                                               r  spi1_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/mixed_cluster/i2c/i2c_user_eso_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 4.300ns (76.178%)  route 1.345ns (23.822%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/mixed_cluster/i2c/clk_out1
                         FDCE                                         r  core/mixed_cluster/i2c/i2c_user_eso_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/mixed_cluster/i2c/i2c_user_eso_reg/Q
                         net (fo=37, unplaced)        0.545    -0.338    core/mixed_cluster/i2c/i2c_user_eso
                                                                      r  core/mixed_cluster/i2c/i2c_sda_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.043 f  core/mixed_cluster/i2c/i2c_sda_inst_i_1/O
                         net (fo=1, unplaced)         0.800     0.756    i2c_sda_inst/T
    M18                                                               f  i2c_sda_inst/OBUFT/T
    M18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549     4.306 r  i2c_sda_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.306    i2c_sda
    M18                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/mixed_cluster/i2c/i2c_user_cOutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 4.305ns (77.071%)  route 1.281ns (22.929%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/mixed_cluster/i2c/clk_out1
                         FDCE                                         r  core/mixed_cluster/i2c/i2c_user_cOutEn_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/mixed_cluster/i2c/i2c_user_cOutEn_reg/Q
                         net (fo=2, unplaced)         0.481    -0.402    core/mixed_cluster/i2c/i2c_user_cOutEn
                                                                      r  core/mixed_cluster/i2c/i2c_scl_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.107 f  core/mixed_cluster/i2c/i2c_scl_inst_i_1/O
                         net (fo=1, unplaced)         0.800     0.692    i2c_scl_inst/T
    L18                                                               f  i2c_scl_inst/OBUFT/T
    L18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     4.246 r  i2c_scl_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.246    i2c_scl
    L18                                                               r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/mixed_cluster/gpio/gpio_direction_reg_24_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.491ns  (logic 4.362ns (79.443%)  route 1.129ns (20.557%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/mixed_cluster/gpio/clk_out1
                         FDCE                                         r  core/mixed_cluster/gpio/gpio_direction_reg_24_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -0.883 r  core/mixed_cluster/gpio/gpio_direction_reg_24_reg/Q
                         net (fo=3, unplaced)         0.329    -0.554    core/mixed_cluster/gpio/gpio_out_en[24]
                                                                      r  core/mixed_cluster/gpio/connect_gpio_tristates[24].gpio_iobuf_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.259 f  core/mixed_cluster/gpio/connect_gpio_tristates[24].gpio_iobuf_inst_i_1/O
                         net (fo=1, unplaced)         0.800     0.540    connect_gpio_tristates[24].gpio_iobuf_inst/T
    A8                                                                f  connect_gpio_tristates[24].gpio_iobuf_inst/OBUFT/T
    A8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.611     4.151 r  connect_gpio_tristates[24].gpio_iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.151    gpio[24]
    A8                                                                r  gpio[24] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[10]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[9]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[11]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[10]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[12]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[11]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[13]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[12]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[14]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[13]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[15]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[14]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[16]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[15]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[17]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[16]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[18]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[17]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/sync_response_from_dm/syncFIFO1Data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/jtag_tap/response_from_DM/D_OUT_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/syncFIFO1Data_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.648 r  core/sync_response_from_dm/syncFIFO1Data_reg[19]/Q
                         net (fo=1, unplaced)         0.317    -1.331    core/jtag_tap/response_from_DM/dD_OUT[18]
                         FDCE                                         r  core/jtag_tap/response_from_DM/D_OUT_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_divider
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_divider'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.029ns (4.511%)  route 0.614ns (95.489%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_divider fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_div/inst/clk_in1
    E3                                                                f  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    clk_div/inst/clk_in1_clk_divider
                                                                      f  clk_div/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.410     3.294 f  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.355     3.649    clk_div/inst/clkfbout_clk_divider
                                                                      f  clk_div/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     3.678 f  clk_div/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.259     3.937    clk_div/inst/clkfbout_buf_clk_divider
                         MMCME2_ADV                                   f  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_divider'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.091ns (7.056%)  route 1.199ns (92.944%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clkfbout_clk_divider
                                                                      r  clk_div/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -2.231    clk_div/inst/clkfbout_buf_clk_divider
                         MMCME2_ADV                                   r  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_divider

Max Delay         22497 Endpoints
Min Delay         22497 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[0]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[10]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[11]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[12]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[13]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[14]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[15]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[16]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[17]/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/debug_module/abst_data_4_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.365ns (23.534%)  route 4.435ns (76.466%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  core/sync_request_to_dm/syncFIFO1Data_reg[37]/Q
                         net (fo=122, unplaced)       1.070     1.526    core/sync_request_to_dm/Q[35]
                                                                      r  core/sync_request_to_dm/abst_busy_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.821 f  core/sync_request_to_dm/abst_busy_i_10/O
                         net (fo=1, unplaced)         0.902     2.723    core/sync_request_to_dm/abst_busy_i_10_n_0
                                                                      f  core/sync_request_to_dm/abst_busy_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.847 f  core/sync_request_to_dm/abst_busy_i_5/O
                         net (fo=2, unplaced)         0.460     3.307    core/sync_request_to_dm/abst_busy_i_5_n_0
                                                                      f  core/sync_request_to_dm/sb_read_write_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.431 r  core/sync_request_to_dm/sb_read_write_i_4/O
                         net (fo=2, unplaced)         0.460     3.891    core/sync_request_to_dm/sb_read_write_i_4_n_0
                                                                      r  core/sync_request_to_dm/abst_data_0[31]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.009 f  core/sync_request_to_dm/abst_data_0[31]_i_5/O
                         net (fo=5, unplaced)         0.477     4.486    core/sync_request_to_dm/abst_data_0[31]_i_5_n_0
                                                                      f  core/sync_request_to_dm/abst_data_0[31]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.610 r  core/sync_request_to_dm/abst_data_0[31]_i_3/O
                         net (fo=35, unplaced)        0.522     5.132    core/sync_request_to_dm/abst_data_0[31]_i_3_n_0
                                                                      r  core/sync_request_to_dm/abst_data_4[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  core/sync_request_to_dm/abst_data_4[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.800    core/debug_module/abst_data_4_reg[31]_0[0]
                         FDCE                                         r  core/debug_module/abst_data_4_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.655    -2.015    core/debug_module/clk_out1
                         FDCE                                         r  core/debug_module/abst_data_4_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bse2_inst/CAPTURE
                            (internal pin)
  Destination:            core/capture_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 r  bse2_inst/CAPTURE
                         net (fo=1, unplaced)         0.000     0.000    core/wire_capture
                         FDRE                                         r  core/capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/clk_out1
                         FDRE                                         r  core/capture_reg/C

Slack:                    inf
  Source:                 bse2_inst/SEL
                            (internal pin)
  Destination:            core/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 r  bse2_inst/SEL
                         net (fo=1, unplaced)         0.000     0.000    core/wire_sel
                         FDRE                                         r  core/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/clk_out1
                         FDRE                                         r  core/sel_reg/C

Slack:                    inf
  Source:                 bse2_inst/SHIFT
                            (internal pin)
  Destination:            core/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 r  bse2_inst/SHIFT
                         net (fo=1, unplaced)         0.000     0.000    core/wire_shift
                         FDRE                                         r  core/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/clk_out1
                         FDRE                                         r  core/shift_reg/C

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/sync_request_to_dm/dDeqToggle_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/sync_request_to_dm/wire_trst
                         FDCE                                         f  core/sync_request_to_dm/dDeqToggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/sync_request_to_dm/clk_out1
                         FDCE                                         r  core/sync_request_to_dm/dDeqToggle_reg/C

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/sync_request_to_dm/dEnqToggle_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/sync_request_to_dm/wire_trst
                         FDCE                                         f  core/sync_request_to_dm/dEnqToggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/sync_request_to_dm/clk_out1
                         FDCE                                         r  core/sync_request_to_dm/dEnqToggle_reg/C

Slack:                    inf
  Source:                 bse2_inst/RESET
                            (internal pin)
  Destination:            core/sync_request_to_dm/dSyncReg1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 f  bse2_inst/RESET
                         net (fo=312, unplaced)       0.000     0.000    core/sync_request_to_dm/wire_trst
                         FDCE                                         f  core/sync_request_to_dm/dSyncReg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/sync_request_to_dm/clk_out1
                         FDCE                                         r  core/sync_request_to_dm/dSyncReg1_reg/C

Slack:                    inf
  Source:                 bse2_inst/TDI
                            (internal pin)
  Destination:            core/tdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 r  bse2_inst/TDI
                         net (fo=1, unplaced)         0.000     0.000    core/wire_tdi
                         FDRE                                         r  core/tdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/clk_out1
                         FDRE                                         r  core/tdi_reg/C

Slack:                    inf
  Source:                 bse2_inst/UPDATE
                            (internal pin)
  Destination:            core/update_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         BSCANE2                      0.000     0.000 r  bse2_inst/UPDATE
                         net (fo=1, unplaced)         0.000     0.000    core/wire_update
                         FDRE                                         r  core/update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.800    -1.339    core/clk_out1
                         FDRE                                         r  core/update_reg/C

Slack:                    inf
  Source:                 core/sync_response_from_dm/dDeqToggle_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/sync_response_from_dm/sSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_response_from_dm/dDeqToggle_reg/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/sync_response_from_dm/dDeqToggle_reg/Q
                         net (fo=3, unplaced)         0.148     0.289    core/sync_response_from_dm/dDeqToggle
                         FDCE                                         r  core/sync_response_from_dm/sSyncReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/sync_response_from_dm/clk_out1
                         FDCE                                         r  core/sync_response_from_dm/sSyncReg1_reg/C

Slack:                    inf
  Source:                 core/sync_request_to_dm/sEnqToggle_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/sync_request_to_dm/dSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.752%)  route 0.154ns (52.248%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core/sync_request_to_dm/sEnqToggle_reg/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/sync_request_to_dm/sEnqToggle_reg/Q
                         net (fo=6, unplaced)         0.154     0.295    core/sync_request_to_dm/sEnqToggle
                         FDCE                                         r  core/sync_request_to_dm/dSyncReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                                                                r  clk_div/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    clk_div/inst/clk_in1_clk_divider
                                                                      r  clk_div/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    clk_div/inst/clk_out1_clk_divider
                                                                      r  clk_div/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  clk_div/inst/clkout1_buf/O
                         net (fo=20464, unplaced)     0.355    -0.968    core/sync_request_to_dm/clk_out1
                         FDCE                                         r  core/sync_request_to_dm/dSyncReg1_reg/C





