/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_csu.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_CSU_
#define _NTHW_FPGA_REG_DEFS_CSU_

/* CSU */
#define NTHW_MOD_CSU (0x3f470787UL)
#define CSU_RCP_CTRL (0x11955fefUL)
#define CSU_RCP_CTRL_ADR (0x8efb3c71UL)
#define CSU_RCP_CTRL_CNT (0x9ef3a5a0UL)
#define CSU_RCP_DATA (0xbe44ddf6UL)
#define CSU_RCP_DATA_IL3_CMD (0xdbac8e0dUL)
#define CSU_RCP_DATA_IL4_CMD (0x698c521dUL)
#define CSU_RCP_DATA_OL3_CMD (0xb87cbb37UL)
#define CSU_RCP_DATA_OL4_CMD (0xa5c6727UL)

#endif	/* _NTHW_FPGA_REG_DEFS_CSU_ */

/*
 * Auto-generated file - do *NOT* edit
 */
