-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_run_test is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    regions_min_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce0 : OUT STD_LOGIC;
    regions_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_0_offset : IN STD_LOGIC_VECTOR (5 downto 0);
    regions_min_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce0 : OUT STD_LOGIC;
    regions_min_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce0 : OUT STD_LOGIC;
    regions_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce0 : OUT STD_LOGIC;
    regions_max_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    n_regions : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_609_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_609_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_609_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_609_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_609_p_ce : OUT STD_LOGIC;
    grp_fu_613_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_613_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_613_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_613_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_613_p_ce : OUT STD_LOGIC;
    grp_fu_617_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_617_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_617_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_617_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_617_p_ce : OUT STD_LOGIC );
end;


architecture behav of run_run_test is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_17_fu_184_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_reg_412 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_417 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_421 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_fu_202_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_reg_425 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_3_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_3_reg_430 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_17_fu_221_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_17_reg_435 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_6_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_6_reg_440 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_19_fu_240_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_19_reg_445 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_7_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_7_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_21_fu_259_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_21_reg_455 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_11_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_11_reg_460 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_23_fu_278_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_23_reg_465 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_14_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_14_reg_470 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_25_fu_297_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_25_reg_475 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_15_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_15_reg_480 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_27_fu_316_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_27_reg_485 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_19_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_19_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_29_fu_335_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_29_reg_495 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln76_22_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_22_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_ap_idle : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_ap_ready : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_ce : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_ce : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_ce : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_done : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_idle : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_ready : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_0_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_1_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_0_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_1_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_ce : STD_LOGIC;
    signal ap_phi_mux_phi_ln551_phi_fu_114_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln551_reg_110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_predicate_op53_call_state3 : BOOLEAN;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg : STD_LOGIC := '0';
    signal grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal bitcast_ln76_1_fu_199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_16_fu_207_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_3_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_18_fu_226_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_5_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_20_fu_245_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_7_fu_256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_22_fu_264_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_9_fu_275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_24_fu_283_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_11_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_26_fu_302_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_13_fu_313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_28_fu_321_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln76_15_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_30_fu_340_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_508_ce : STD_LOGIC;
    signal grp_fu_508_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_512_ce : STD_LOGIC;
    signal grp_fu_516_ce : STD_LOGIC;
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_condition_228 : BOOLEAN;
    signal ap_condition_232 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component run_run_test_Pipeline_is_valid_label2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_508_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_508_p_ce : OUT STD_LOGIC;
        grp_fu_512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_512_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_512_p_ce : OUT STD_LOGIC;
        grp_fu_516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_516_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_516_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_516_p_ce : OUT STD_LOGIC );
    end component;


    component run_run_test_Pipeline_VITIS_LOOP_72_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_regions : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln76_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        regions_min_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_min_0_ce0 : OUT STD_LOGIC;
        regions_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_min_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_min_1_ce0 : OUT STD_LOGIC;
        regions_min_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_max_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_max_0_ce0 : OUT STD_LOGIC;
        regions_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_max_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_max_1_ce0 : OUT STD_LOGIC;
        regions_max_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_1 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_3 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_5 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_7 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_7 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_11 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_9 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_14 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_11 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_15 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_13 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_19 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln76_15 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln76_22 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_508_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_508_p_ce : OUT STD_LOGIC );
    end component;


    component run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_run_test_Pipeline_is_valid_label2_fu_125 : component run_run_test_Pipeline_is_valid_label2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start,
        ap_done => grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done,
        ap_idle => grp_run_test_Pipeline_is_valid_label2_fu_125_ap_idle,
        ap_ready => grp_run_test_Pipeline_is_valid_label2_fu_125_ap_ready,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        ap_return => grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return,
        grp_fu_508_p_din0 => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din0,
        grp_fu_508_p_din1 => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din1,
        grp_fu_508_p_opcode => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_opcode,
        grp_fu_508_p_dout0 => grp_fu_609_p_dout0,
        grp_fu_508_p_ce => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_ce,
        grp_fu_512_p_din0 => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_din0,
        grp_fu_512_p_din1 => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_din1,
        grp_fu_512_p_opcode => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_opcode,
        grp_fu_512_p_dout0 => grp_fu_613_p_dout0,
        grp_fu_512_p_ce => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_ce,
        grp_fu_516_p_din0 => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_din0,
        grp_fu_516_p_din1 => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_din1,
        grp_fu_516_p_opcode => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_opcode,
        grp_fu_516_p_dout0 => grp_fu_617_p_dout0,
        grp_fu_516_p_ce => grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_ce);

    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145 : component run_run_test_Pipeline_VITIS_LOOP_72_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start,
        ap_done => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_done,
        ap_idle => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_idle,
        ap_ready => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_ready,
        n_regions => n_regions,
        zext_ln76_1 => tmp_17_reg_412,
        regions_min_0_address0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_0_address0,
        regions_min_0_ce0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_0_ce0,
        regions_min_0_q0 => regions_min_0_q0,
        regions_min_1_address0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_1_address0,
        regions_min_1_ce0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_1_ce0,
        regions_min_1_q0 => regions_min_1_q0,
        regions_max_0_address0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_0_address0,
        regions_max_0_ce0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_0_ce0,
        regions_max_0_q0 => regions_max_0_q0,
        regions_max_1_address0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_1_address0,
        regions_max_1_ce0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_1_ce0,
        regions_max_1_q0 => regions_max_1_q0,
        bitcast_ln76_1 => trunc_ln76_reg_425,
        icmp_ln76_3 => icmp_ln76_3_reg_430,
        p_read1 => p_read1,
        bitcast_ln76_3 => trunc_ln76_17_reg_435,
        icmp_ln76_6 => icmp_ln76_6_reg_440,
        p_read2 => p_read2,
        bitcast_ln76_5 => trunc_ln76_19_reg_445,
        icmp_ln76_7 => icmp_ln76_7_reg_450,
        p_read3 => p_read3,
        bitcast_ln76_7 => trunc_ln76_21_reg_455,
        icmp_ln76_11 => icmp_ln76_11_reg_460,
        p_read4 => p_read4,
        bitcast_ln76_9 => trunc_ln76_23_reg_465,
        icmp_ln76_14 => icmp_ln76_14_reg_470,
        p_read5 => p_read5,
        bitcast_ln76_11 => trunc_ln76_25_reg_475,
        icmp_ln76_15 => icmp_ln76_15_reg_480,
        p_read6 => p_read6,
        bitcast_ln76_13 => trunc_ln76_27_reg_485,
        icmp_ln76_19 => icmp_ln76_19_reg_490,
        p_read7 => p_read7,
        bitcast_ln76_15 => trunc_ln76_29_reg_495,
        icmp_ln76_22 => icmp_ln76_22_reg_500,
        p_read8 => p_read8,
        ap_return => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return,
        grp_fu_508_p_din0 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din0,
        grp_fu_508_p_din1 => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din1,
        grp_fu_508_p_opcode => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_opcode,
        grp_fu_508_p_dout0 => grp_fu_609_p_dout0,
        grp_fu_508_p_ce => grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_return_preg <= ap_phi_mux_phi_ln551_phi_fu_114_p6;
                end if; 
            end if;
        end if;
    end process;


    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1073_fu_193_p2 = ap_const_lv1_0) and (grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done = ap_const_logic_1))) then 
                    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_test_Pipeline_is_valid_label2_fu_125_ap_ready = ap_const_logic_1)) then 
                    grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_ln551_reg_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_421 = ap_const_lv1_0) and (targetBlock_reg_417 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3) and (grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return = ap_const_lv1_0))) then 
                phi_ln551_reg_110 <= ap_const_lv1_0;
            elsif ((((grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln1073_reg_421 = ap_const_lv1_1) and (targetBlock_reg_417 = ap_const_lv1_1)) or ((targetBlock_reg_417 = ap_const_lv1_1) and (grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return = ap_const_lv1_1)))))) then 
                phi_ln551_reg_110 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln1073_reg_421 <= icmp_ln1073_fu_193_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_193_p2 = ap_const_lv1_0) and (grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln76_11_reg_460 <= icmp_ln76_11_fu_268_p2;
                icmp_ln76_14_reg_470 <= icmp_ln76_14_fu_287_p2;
                icmp_ln76_15_reg_480 <= icmp_ln76_15_fu_306_p2;
                icmp_ln76_19_reg_490 <= icmp_ln76_19_fu_325_p2;
                icmp_ln76_22_reg_500 <= icmp_ln76_22_fu_344_p2;
                icmp_ln76_3_reg_430 <= icmp_ln76_3_fu_211_p2;
                icmp_ln76_6_reg_440 <= icmp_ln76_6_fu_230_p2;
                icmp_ln76_7_reg_450 <= icmp_ln76_7_fu_249_p2;
                trunc_ln76_17_reg_435 <= trunc_ln76_17_fu_221_p1;
                trunc_ln76_19_reg_445 <= trunc_ln76_19_fu_240_p1;
                trunc_ln76_21_reg_455 <= trunc_ln76_21_fu_259_p1;
                trunc_ln76_23_reg_465 <= trunc_ln76_23_fu_278_p1;
                trunc_ln76_25_reg_475 <= trunc_ln76_25_fu_297_p1;
                trunc_ln76_27_reg_485 <= trunc_ln76_27_fu_316_p1;
                trunc_ln76_29_reg_495 <= trunc_ln76_29_fu_335_p1;
                trunc_ln76_reg_425 <= trunc_ln76_fu_202_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                targetBlock_reg_417 <= grp_run_test_Pipeline_is_valid_label2_fu_125_ap_return;
                    tmp_17_reg_412(8 downto 3) <= tmp_17_fu_184_p3(8 downto 3);
            end if;
        end if;
    end process;
    tmp_17_reg_412(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done)
    begin
        if ((grp_run_test_Pipeline_is_valid_label2_fu_125_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_done, ap_predicate_op53_call_state3)
    begin
                ap_block_state3_on_subcall_done <= ((ap_predicate_op53_call_state3 = ap_const_boolean_1) and (grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_done = ap_const_logic_0));
    end process;


    ap_condition_228_assign_proc : process(targetBlock_reg_417, icmp_ln1073_reg_421, grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return)
    begin
                ap_condition_228 <= (((icmp_ln1073_reg_421 = ap_const_lv1_1) and (targetBlock_reg_417 = ap_const_lv1_1)) or ((targetBlock_reg_417 = ap_const_lv1_1) and (grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return = ap_const_lv1_1)));
    end process;


    ap_condition_232_assign_proc : process(targetBlock_reg_417, icmp_ln1073_reg_421, grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return)
    begin
                ap_condition_232 <= ((icmp_ln1073_reg_421 = ap_const_lv1_0) and (targetBlock_reg_417 = ap_const_lv1_1) and (grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_return = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_ln551_phi_fu_114_p6_assign_proc : process(phi_ln551_reg_110, ap_CS_fsm_state3, ap_condition_228, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_phi_ln551_phi_fu_114_p6 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_phi_ln551_phi_fu_114_p6 <= ap_const_lv1_1;
            else 
                ap_phi_mux_phi_ln551_phi_fu_114_p6 <= phi_ln551_reg_110;
            end if;
        else 
            ap_phi_mux_phi_ln551_phi_fu_114_p6 <= phi_ln551_reg_110;
        end if; 
    end process;


    ap_predicate_op53_call_state3_assign_proc : process(targetBlock_reg_417, icmp_ln1073_reg_421)
    begin
                ap_predicate_op53_call_state3 <= ((icmp_ln1073_reg_421 = ap_const_lv1_0) and (targetBlock_reg_417 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_phi_ln551_phi_fu_114_p6, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, ap_return_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_return <= ap_phi_mux_phi_ln551_phi_fu_114_p6;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    bitcast_ln76_11_fu_294_p1 <= p_read6;
    bitcast_ln76_13_fu_313_p1 <= p_read7;
    bitcast_ln76_15_fu_332_p1 <= p_read8;
    bitcast_ln76_1_fu_199_p1 <= p_read1;
    bitcast_ln76_3_fu_218_p1 <= p_read2;
    bitcast_ln76_5_fu_237_p1 <= p_read3;
    bitcast_ln76_7_fu_256_p1 <= p_read4;
    bitcast_ln76_9_fu_275_p1 <= p_read5;

    grp_fu_508_ce_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_ce, grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_508_ce <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_508_ce <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_ce;
        else 
            grp_fu_508_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_508_opcode_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_opcode, grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_opcode, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_508_opcode <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_508_opcode <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_opcode;
        else 
            grp_fu_508_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_508_p0_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din0, grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_508_p0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_508_p0 <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din0;
        else 
            grp_fu_508_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_508_p1_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din1, grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_508_p1 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_grp_fu_508_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_508_p1 <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_508_p_din1;
        else 
            grp_fu_508_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_512_ce_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_512_ce <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_ce;
        else 
            grp_fu_512_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_516_ce_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_516_ce <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_ce;
        else 
            grp_fu_516_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_609_p_ce <= grp_fu_508_ce;
    grp_fu_609_p_din0 <= grp_fu_508_p0;
    grp_fu_609_p_din1 <= grp_fu_508_p1;
    grp_fu_609_p_opcode <= grp_fu_508_opcode;
    grp_fu_613_p_ce <= grp_fu_512_ce;
    grp_fu_613_p_din0 <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_din0;
    grp_fu_613_p_din1 <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_din1;
    grp_fu_613_p_opcode <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_512_p_opcode;
    grp_fu_617_p_ce <= grp_fu_516_ce;
    grp_fu_617_p_din0 <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_din0;
    grp_fu_617_p_din1 <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_din1;
    grp_fu_617_p_opcode <= grp_run_test_Pipeline_is_valid_label2_fu_125_grp_fu_516_p_opcode;
    grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_ap_start_reg;
    grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start <= grp_run_test_Pipeline_is_valid_label2_fu_125_ap_start_reg;
    icmp_ln1073_fu_193_p2 <= "1" when (n_regions = ap_const_lv8_0) else "0";
    icmp_ln76_11_fu_268_p2 <= "1" when (trunc_ln76_22_fu_264_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_14_fu_287_p2 <= "1" when (trunc_ln76_24_fu_283_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_15_fu_306_p2 <= "1" when (trunc_ln76_26_fu_302_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_19_fu_325_p2 <= "1" when (trunc_ln76_28_fu_321_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_22_fu_344_p2 <= "1" when (trunc_ln76_30_fu_340_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_3_fu_211_p2 <= "1" when (trunc_ln76_16_fu_207_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_6_fu_230_p2 <= "1" when (trunc_ln76_18_fu_226_p1 = ap_const_lv23_0) else "0";
    icmp_ln76_7_fu_249_p2 <= "1" when (trunc_ln76_20_fu_245_p1 = ap_const_lv23_0) else "0";
    regions_max_0_address0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_0_address0;
    regions_max_0_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_0_ce0;
    regions_max_1_address0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_1_address0;
    regions_max_1_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_max_1_ce0;
    regions_min_0_address0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_0_address0;
    regions_min_0_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_0_ce0;
    regions_min_1_address0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_1_address0;
    regions_min_1_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_72_1_fu_145_regions_min_1_ce0;
    tmp_17_fu_184_p3 <= (regions_min_0_offset & ap_const_lv3_0);
    trunc_ln76_16_fu_207_p1 <= bitcast_ln76_1_fu_199_p1(23 - 1 downto 0);
    trunc_ln76_17_fu_221_p1 <= bitcast_ln76_3_fu_218_p1(31 - 1 downto 0);
    trunc_ln76_18_fu_226_p1 <= bitcast_ln76_3_fu_218_p1(23 - 1 downto 0);
    trunc_ln76_19_fu_240_p1 <= bitcast_ln76_5_fu_237_p1(31 - 1 downto 0);
    trunc_ln76_20_fu_245_p1 <= bitcast_ln76_5_fu_237_p1(23 - 1 downto 0);
    trunc_ln76_21_fu_259_p1 <= bitcast_ln76_7_fu_256_p1(31 - 1 downto 0);
    trunc_ln76_22_fu_264_p1 <= bitcast_ln76_7_fu_256_p1(23 - 1 downto 0);
    trunc_ln76_23_fu_278_p1 <= bitcast_ln76_9_fu_275_p1(31 - 1 downto 0);
    trunc_ln76_24_fu_283_p1 <= bitcast_ln76_9_fu_275_p1(23 - 1 downto 0);
    trunc_ln76_25_fu_297_p1 <= bitcast_ln76_11_fu_294_p1(31 - 1 downto 0);
    trunc_ln76_26_fu_302_p1 <= bitcast_ln76_11_fu_294_p1(23 - 1 downto 0);
    trunc_ln76_27_fu_316_p1 <= bitcast_ln76_13_fu_313_p1(31 - 1 downto 0);
    trunc_ln76_28_fu_321_p1 <= bitcast_ln76_13_fu_313_p1(23 - 1 downto 0);
    trunc_ln76_29_fu_335_p1 <= bitcast_ln76_15_fu_332_p1(31 - 1 downto 0);
    trunc_ln76_30_fu_340_p1 <= bitcast_ln76_15_fu_332_p1(23 - 1 downto 0);
    trunc_ln76_fu_202_p1 <= bitcast_ln76_1_fu_199_p1(31 - 1 downto 0);
end behav;
