verilog xil_defaultlib --include "../../../../Ultra96_Holosynth.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Ultra96_Holosynth.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Ultra96_Holosynth.srcs/sources_1/bd/design_1/ipshared/e4d1/hdl" --include "../../../../Ultra96_Holosynth.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/b899/hdl/audio_clk_mux_ip_v1_1_S00_AXI.v" \
"../../../bd/design_1/ipshared/b899/src/audio_clock_generator.v" \
"../../../bd/design_1/ipshared/b899/src/clk_divider.v" \
"../../../bd/design_1/ipshared/b899/src/syncro.v" \
"../../../bd/design_1/ipshared/b899/src/syncro32.v" \
"../../../bd/design_1/ipshared/b899/hdl/audio_clk_mux_ip_v1_1.v" \
"../../../bd/design_1/ip/design_1_audio_clk_mux_ip_0_0/sim/design_1_audio_clk_mux_ip_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_audio_i2s_driver_0_0/sim/design_1_audio_i2s_driver_0_0.v" \
"../../../bd/design_1/ip/design_1_holosynth_0_0/sim/design_1_holosynth_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
