#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jul 31 01:54:35 2021
# Process ID: 31448
# Current directory: /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s/titan4_debug/zynq/AXU3EG/project_3/myip_pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_myip_pwm_0_0/design_1_myip_pwm_0_0.dcp' for cell 'design_1_i/myip_pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2647.094 ; gain = 0.000 ; free physical = 1441 ; free virtual = 14589
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/constrs_1/new/pwm.xdc]
Finished Parsing XDC File [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.srcs/constrs_1/new/pwm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.031 ; gain = 0.000 ; free physical = 1331 ; free virtual = 14479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2815.031 ; gain = 272.082 ; free physical = 1331 ; free virtual = 14479
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2815.031 ; gain = 0.000 ; free physical = 1316 ; free virtual = 14464

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12238e4ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.133 ; gain = 127.102 ; free physical = 1145 ; free virtual = 14293

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 283 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd50c72b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 973 ; free virtual = 14122
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 191af7f7e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 973 ; free virtual = 14122
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17704c7c6

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 389 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 17704c7c6

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17704c7c6

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17704c7c6

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             389  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
Ending Logic Optimization Task | Checksum: 18fc8aab3

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18fc8aab3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18fc8aab3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
Ending Netlist Obfuscation Task | Checksum: 18fc8aab3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.977 ; gain = 0.000 ; free physical = 975 ; free virtual = 14123
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3124.977 ; gain = 309.945 ; free physical = 975 ; free virtual = 14123
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.996 ; gain = 0.000 ; free physical = 968 ; free virtual = 14120
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4396.164 ; gain = 1231.168 ; free physical = 443 ; free virtual = 13350
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 442 ; free virtual = 13349
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f397f662

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 442 ; free virtual = 13349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 442 ; free virtual = 13349

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdbc45c2

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 456 ; free virtual = 13363

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10da1696e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 439 ; free virtual = 13346

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10da1696e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 439 ; free virtual = 13346
Phase 1 Placer Initialization | Checksum: 10da1696e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 439 ; free virtual = 13346

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 159557d59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 433 ; free virtual = 13340

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 159557d59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 432 ; free virtual = 13340

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 159557d59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 429 ; free virtual = 13336

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 18c88da34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 18c88da34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335
Phase 2.1.1 Partition Driven Placement | Checksum: 18c88da34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335
Phase 2.1 Floorplanning | Checksum: 193d1ff34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 193d1ff34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 193d1ff34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.164 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 15 nets or LUTs. Breaked 0 LUT, combined 15 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 429 ; free virtual = 13336

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             15  |                    15  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             15  |                    15  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16a94827b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336
Phase 2.4 Global Placement Core | Checksum: 13287c6f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 426 ; free virtual = 13333
Phase 2 Global Placement | Checksum: 13287c6f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1150a1b5e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 428 ; free virtual = 13335

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13239102f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e5aab012

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 427 ; free virtual = 13334

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 13164766d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1f3a2bd97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 423 ; free virtual = 13330
Phase 3.3 Small Shape DP | Checksum: f79ee487

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 428 ; free virtual = 13335

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: c4a6e03a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 428 ; free virtual = 13335

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 11caba137

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 428 ; free virtual = 13335
Phase 3 Detail Placement | Checksum: 11caba137

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 428 ; free virtual = 13335

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11cde8b1f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.460 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18a5f41dd

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 428 ; free virtual = 13335
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12695c15b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 427 ; free virtual = 13334
Phase 4.1.1.1 BUFG Insertion | Checksum: 11cde8b1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 427 ; free virtual = 13334

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.460. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d3d9884d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 427 ; free virtual = 13334

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 427 ; free virtual = 13334
Phase 4.1 Post Commit Optimization | Checksum: d3d9884d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 427 ; free virtual = 13334
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 429 ; free virtual = 13336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7f91cf5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c7f91cf5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336
Phase 4.3 Placer Reporting | Checksum: 1c7f91cf5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 429 ; free virtual = 13336

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22d80c9de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336
Ending Placer Task | Checksum: 1e40c4e9b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 429 ; free virtual = 13336
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4403.191 ; gain = 7.027 ; free physical = 459 ; free virtual = 13366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 446 ; free virtual = 13359
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 438 ; free virtual = 13347
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 457 ; free virtual = 13366
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 429 ; free virtual = 13344
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2eaffd93 ConstDB: 0 ShapeSum: c13cbc60 RouteDB: f41f94a8

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 348 ; free virtual = 13263
Phase 1 Build RT Design | Checksum: d43240f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 344 ; free virtual = 13258
Post Restoration Checksum: NetGraph: b34ec62f NumContArr: 61721a9f Constraints: d15a7857 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e61b5925

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 303 ; free virtual = 13218

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e61b5925

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 303 ; free virtual = 13218

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2452770a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 303 ; free virtual = 13217

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2d736ee8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 302 ; free virtual = 13217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.584  | TNS=0.000  | WHS=-0.008 | THS=-0.022 |

Phase 2 Router Initialization | Checksum: 202476b57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 298 ; free virtual = 13212

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1093
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 964
  Number of Partially Routed Nets     = 129
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 202476b57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 300 ; free virtual = 13215
Phase 3 Initial Routing | Checksum: 1bfe89252

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 286 ; free virtual = 13200

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.280  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 14482540c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 282 ; free virtual = 13197

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ce567f45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 282 ; free virtual = 13196
Phase 4 Rip-up And Reroute | Checksum: 1ce567f45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 282 ; free virtual = 13196

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ce567f45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13197

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ce567f45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13197
Phase 5 Delay and Skew Optimization | Checksum: 1ce567f45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13197

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ccbbf6f1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.280  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ccbbf6f1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13198
Phase 6 Post Hold Fix | Checksum: 1ccbbf6f1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13198

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.119236 %
  Global Horizontal Routing Utilization  = 0.167044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fc2eda4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 283 ; free virtual = 13197

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc2eda4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 281 ; free virtual = 13196

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fc2eda4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 280 ; free virtual = 13194

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1fc2eda4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 281 ; free virtual = 13195

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.280  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1fc2eda4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 281 ; free virtual = 13195
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 336 ; free virtual = 13250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 336 ; free virtual = 13250
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4403.191 ; gain = 0.000 ; free physical = 324 ; free virtual = 13244
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jul 31 01:55:52 2021...
#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jul 31 01:57:43 2021
# Process ID: 20205
# Current directory: /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2546.871 ; gain = 5.938 ; free physical = 599 ; free virtual = 13517
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2627.031 ; gain = 0.000 ; free physical = 699 ; free virtual = 13618
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.199 ; gain = 3.969 ; free physical = 386 ; free virtual = 13305
Restored from archive | CPU: 1.160000 secs | Memory: 2.889374 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.199 ; gain = 3.969 ; free physical = 386 ; free virtual = 13305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.520 ; gain = 0.000 ; free physical = 296 ; free virtual = 12967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3231.520 ; gain = 693.555 ; free physical = 294 ; free virtual = 12966
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 31435232 bits.
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul 31 01:58:38 2021. For additional details about this file, please refer to the WebTalk help file at /home/s/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3521.762 ; gain = 290.242 ; free physical = 349 ; free virtual = 12868
INFO: [Common 17-206] Exiting Vivado at Sat Jul 31 01:58:38 2021...
