Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/buttonDebouncing/buttonDebouncing.vhd" in Library work.
Entity <buttonDebouncing> compiled.
Entity <buttonDebouncing> (Architecture <Implementation>) compiled.
Compiling vhdl file "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/buttonEdge/buttonEdge.vhd" in Library work.
Entity <buttonEdge> compiled.
Entity <buttonEdge> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/displayDriver/displayDriver.vhd" in Library work.
Entity <displayDriver> compiled.
Entity <displayDriver> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/pwmDriver/pwmDriver.vhd" in Library work.
Entity <pwmDriver> compiled.
Entity <pwmDriver> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <buttonEdge> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <displayDriver> in library <work> (architecture <Behavioral>) with generics.
	g_FREQUENCY = 25000

Analyzing hierarchy for entity <pwmDriver> in library <work> (architecture <Behavioral>) with generics.
	g_FREQUENCY = 2
	g_RESOLUTION = 8

Analyzing hierarchy for entity <buttonDebouncing> in library <work> (architecture <Implementation>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <Behavioral>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <buttonEdge> in library <work> (Architecture <Behavioral>).
Entity <buttonEdge> analyzed. Unit <buttonEdge> generated.

Analyzing Entity <buttonDebouncing> in library <work> (Architecture <Implementation>).
Entity <buttonDebouncing> analyzed. Unit <buttonDebouncing> generated.

Analyzing generic Entity <displayDriver> in library <work> (Architecture <Behavioral>).
	g_FREQUENCY = 25000
Entity <displayDriver> analyzed. Unit <displayDriver> generated.

Analyzing generic Entity <pwmDriver> in library <work> (Architecture <Behavioral>).
	g_FREQUENCY = 2
	g_RESOLUTION = 8
Entity <pwmDriver> analyzed. Unit <pwmDriver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <displayDriver>.
    Related source file is "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/displayDriver/displayDriver.vhd".
    Found 16x7-bit ROM for signal <led_out$rom0000> created at line 54.
    Found 4-bit register for signal <display_placing>.
    Found 7-bit register for signal <led_out>.
    Found 1-bit register for signal <display_placing_index>.
    Found 15-bit up counter for signal <freq_counter>.
    Found 4-bit comparator greater for signal <led_out$cmp_gt0000> created at line 64.
    Found 4-bit comparator less for signal <led_out$cmp_lt0000> created at line 53.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <displayDriver> synthesized.


Synthesizing Unit <pwmDriver>.
    Related source file is "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/pwmDriver/pwmDriver.vhd".
    Found 1-bit register for signal <pwm_out>.
    Found 1-bit register for signal <freq_counter<0>>.
    Found 8-bit up counter for signal <pwm_counter>.
    Found 9-bit comparator greatequal for signal <pwm_out$cmp_ge0000> created at line 40.
    Found 8-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 41.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <pwmDriver> synthesized.


Synthesizing Unit <buttonDebouncing>.
    Related source file is "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/buttonDebouncing/buttonDebouncing.vhd".
    Found 1-bit register for signal <stable_state>.
    Found 16-bit up counter for signal <debouncing_counter>.
    Found 16-bit comparator less for signal <debouncing_counter$cmp_lt0000> created at line 38.
    Found 1-bit xor2 for signal <debouncing_counter$xor0000> created at line 34.
    Found 1-bit register for signal <old_state>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <buttonDebouncing> synthesized.


Synthesizing Unit <buttonEdge>.
    Related source file is "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/buttonEdge/buttonEdge.vhd".
    Found 1-bit register for signal <detected_edge>.
    Found 1-bit register for signal <oldstate>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <buttonEdge> synthesized.


Synthesizing Unit <main>.
    Related source file is "/home/xps/Documents/Github/nexys2pwm/src/nexys2pwm/main.vhd".
    Found 4-bit up counter for signal <channel>.
    Found 4-bit comparator greatequal for signal <channel$cmp_ge0000> created at line 112.
    Found 4-bit comparator greater for signal <channel$cmp_gt0000> created at line 118.
    Found 4-bit comparator lessequal for signal <channel$cmp_le0000> created at line 118.
    Found 4-bit addsub for signal <channel$mux0000> created at line 118.
    Found 128-bit register for signal <channel_register>.
    Found 1-bit register for signal <hex_or_dec>.
    Summary:
	inferred   1 Counter(s).
	inferred 129 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 22
 15-bit up counter                                     : 1
 16-bit up counter                                     : 4
 4-bit up counter                                      : 1
 8-bit up counter                                      : 16
# Registers                                            : 68
 1-bit register                                        : 50
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 16
# Comparators                                          : 41
 16-bit comparator less                                : 4
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator less                                 : 16
 9-bit comparator greatequal                           : 16
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <display_placing_index> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <display_placing_1> 
INFO:Xst:2261 - The FF/Latch <display_placing_2> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <display_placing_3> 
WARNING:Xst:1710 - FF/Latch <display_placing_2> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 22
 15-bit up counter                                     : 1
 16-bit up counter                                     : 4
 4-bit up counter                                      : 1
 8-bit up counter                                      : 16
# Registers                                            : 189
 Flip-Flops                                            : 189
# Comparators                                          : 41
 16-bit comparator less                                : 4
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator less                                 : 16
 9-bit comparator greatequal                           : 16
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display_placing_2> (without init value) has a constant value of 1 in block <displayDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_placing_3> (without init value) has a constant value of 1 in block <displayDriver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <display_placing_index> in Unit <displayDriver> is equivalent to the following FF/Latch, which will be removed : <display_placing_1> 

Optimizing unit <main> ...

Optimizing unit <displayDriver> ...

Optimizing unit <buttonDebouncing> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 397
 Flip-Flops                                            : 397

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 40

Cell Usage :
# BELS                             : 1083
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 194
#      LUT2                        : 175
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 9
#      LUT3_L                      : 3
#      LUT4                        : 97
#      LUT4_D                      : 4
#      LUT4_L                      : 5
#      MUXCY                       : 342
#      MUXF5                       : 4
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 207
# FlipFlops/Latches                : 397
#      FD                          : 23
#      FDE                         : 290
#      FDR                         : 20
#      FDRE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 12
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      314  out of   8672     3%  
 Number of Slice Flip Flops:            397  out of  17344     2%  
 Number of 4 input LUTs:                527  out of  17344     3%  
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    250    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 397   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.195ns (Maximum Frequency: 192.498MHz)
   Minimum input arrival time before clock: 4.043ns
   Maximum output required time after clock: 4.562ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.195ns (frequency: 192.498MHz)
  Total number of paths / destination ports: 4820 / 679
-------------------------------------------------------------------------
Delay:               5.195ns (Levels of Logic = 3)
  Source:            DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_0 (FF)
  Destination:       DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_0 to DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_0 (DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_0)
     LUT4:I0->O            1   0.612   0.509  DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_cmp_eq00004 (DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_cmp_eq00004)
     LUT4_D:I0->LO         1   0.612   0.130  DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_cmp_eq000055 (N28)
     LUT3:I2->O           16   0.612   0.879  DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_or00001 (DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_or0000)
     FDRE:R                    0.795          DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_0
    ----------------------------------------
    Total                      5.195ns (3.145ns logic, 2.050ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 204 / 204
-------------------------------------------------------------------------
Offset:              4.043ns (Levels of Logic = 2)
  Source:            buttons<0> (PAD)
  Destination:       DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_15 (FF)
  Destination Clock: clk rising

  Data Path: buttons<0> to DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  buttons_0_IBUF (buttons_0_IBUF)
     LUT3:I0->O           16   0.612   0.879  DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_or00001 (DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_or0000)
     FDRE:R                    0.795          DEB_and_EDGE[0].edge_detect/debouncing/debouncing_counter_0
    ----------------------------------------
    Total                      4.043ns (2.513ns logic, 1.530ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.562ns (Levels of Logic = 1)
  Source:            display/display_placing_index (FF)
  Destination:       display_placing<1> (PAD)
  Source Clock:      clk rising

  Data Path: display/display_placing_index to display_placing<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.514   0.879  display/display_placing_index (display/display_placing_index)
     OBUF:I->O                 3.169          display_placing_1_OBUF (display_placing<1>)
    ----------------------------------------
    Total                      4.562ns (3.683ns logic, 0.879ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.04 secs
 
--> 


Total memory usage is 515124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

