// Seed: 278830132
module module_0 (
    input tri1 id_0
    , id_6,
    input tri1 id_1,
    output wand id_2,
    output uwire id_3,
    output supply1 id_4
);
  assign id_4 = 1 ? 1 : 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_2 = 1'b0 < 1;
  module_0(
      id_11, id_5, id_8, id_3, id_2
  );
endmodule
