# Janus-1: Real-Time Generative AI Acceleration at the Edge

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Python 3.9+](https://img.shields.io/badge/python-3.9+-blue.svg)](https://www.python.org/downloads/)
[![CI](https://github.com/ChessEngineUS/Janus-1/actions/workflows/ci.yml/badge.svg)](https://github.com/ChessEngineUS/Janus-1/actions/workflows/ci.yml)
[![codecov](https://codecov.io/gh/ChessEngineUS/Janus-1/branch/main/graph/badge.svg)](https://codecov.io/gh/ChessEngineUS/Janus-1)
[![Code style: black](https://img.shields.io/badge/code%20style-black-000000.svg)](https://github.com/psf/black)
[![Open In Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/github/ChessEngineUS/Janus-1/blob/main/Janus_1_Complete_Analysis.ipynb)
[![arXiv](https://img.shields.io/badge/arXiv-2026.xxxxx-b31b1b.svg)](https://arxiv.org)
[![DOI](https://zenodo.org/badge/DOI/10.5281/zenodo.xxxxx.svg)](https://doi.org/10.5281/zenodo.xxxxx)
[![Stars](https://img.shields.io/github/stars/ChessEngineUS/Janus-1?style=social)](https://github.com/ChessEngineUS/Janus-1/stargazers)

> **A novel processor architecture enabling real-time execution of 7-billion-parameter language models within a sub-5-watt power envelope on edge devices.**

---

## üéØ Overview

Janus-1 is a specialized processor architecture designed to overcome the "memory wall" challenge in deploying large language models at the edge. Through a holistic co-design methodology combining algorithmic optimization, heterogeneous memory architecture, and intelligent prefetching, Janus-1 achieves:

### üèÜ Key Performance Metrics

| Metric | Value | Description |
|--------|-------|-------------|
| **Compute Performance** | **8.2 TOPS** | INT4/INT8 operations |
| **Power Consumption** | **~4.05 W** | Total system power |
| **Die Area** | **~79 mm¬≤** | 3nm GAA process |
| **KV-Cache Capacity** | **256 MB** | On-chip memory |
| **Cache Hit Rate** | **99.99%** | T1 SRAM efficiency |
| **Memory Efficiency** | **63 MB/W** | 15.8√ó better than Edge TPU |
| **Read Latency (P99)** | **1.0 cycle** | Ultra-low latency |

### üí° Key Innovations

1. **Heterogeneous Memory Hierarchy**: 32 MB SRAM + 224 MB eDRAM with 63 MB/W efficiency
2. **Janus-Prefetch-1 Engine**: FSM-based stream prefetcher achieving near-perfect hit rates (<2K gates)
3. **Systolic Compute Fabric**: 16-tile array with 16√ó16 MAC units per tile
4. **End-to-End Co-Design**: Integrated quantization, memory tech selection, and prefetching
5. **Validated INT4 Quantization**: Llama-2 7B at 6.04 perplexity on WikiText-103

---

## üèóÔ∏è Architecture

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                  JANUS-1 SoC                       ‚îÇ
‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê        ‚îÇ
‚îÇ ‚îÇ Compute Quadrant ‚îÇ  ‚îÇ Compute Quadrant ‚îÇ        ‚îÇ
‚îÇ ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ  ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ        ‚îÇ
‚îÇ ‚îÇ  ‚îÇ CT ‚îÇ..‚îÇ CT ‚îÇ  ‚îÇ  ‚îÇ  ‚îÇ CT ‚îÇ..‚îÇ CT ‚îÇ  ‚îÇ  T2    ‚îÇ
‚îÇ ‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ  ‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ eDRAM  ‚îÇ
‚îÇ ‚îÇ      (4 tiles)   ‚îÇ  ‚îÇ      (4 tiles)   ‚îÇ 224 MB ‚îÇ
‚îÇ ‚îÇ  T1 SRAM (8MB)   ‚îÇ  ‚îÇ  T1 SRAM (8MB)   ‚îÇ        ‚îÇ
‚îÇ ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò        ‚îÇ
‚îÇ           ‚Üï                     ‚Üï                  ‚îÇ
‚îÇ           ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ 2D MESH ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                  ‚îÇ
‚îÇ                                                    ‚îÇ
‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê        ‚îÇ
‚îÇ ‚îÇ Compute Quadrant ‚îÇ  ‚îÇ Compute Quadrant ‚îÇ        ‚îÇ
‚îÇ ‚îÇ  (4 tiles each)  ‚îÇ  ‚îÇ  (4 tiles each)  ‚îÇ        ‚îÇ
‚îÇ ‚îÇ  T1 SRAM (8MB)   ‚îÇ  ‚îÇ  T1 SRAM (8MB)   ‚îÇ        ‚îÇ
‚îÇ ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò        ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## üìì Interactive Notebook

### üöÄ Run Complete Analysis in Google Colab

[![Open In Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/github/ChessEngineUS/Janus-1/blob/main/Janus_1_Complete_Analysis.ipynb)

**One-click reproducible analysis** - Run the entire Janus-1 evaluation pipeline in your browser:

- ‚úÖ **Zero setup required** - All dependencies auto-installed
- ‚úÖ **5-10 minute runtime** - Complete analysis on free Colab tier
- ‚úÖ **Publication-ready outputs** - 300 DPI figures + data exports
- ‚úÖ **Fully reproducible** - Timestamped results with version control

#### What's Included:

1. **KV-Cache Theoretical Analysis** - Memory requirements for FP16/INT8/INT4
2. **Memory Technology Comparison** - SRAM vs. eDRAM vs. MRAM power/area models
3. **Quantization Validation** - Accuracy trade-offs on Llama-2 7B
4. **Cycle-Accurate Simulation** - Memory hierarchy with 99.99% hit rate
5. **Prefetcher Optimization** - Parameter sweeps for look-ahead depth
6. **Thermal Analysis** - Junction temperature and thermal margin
7. **PPA Summary** - Comprehensive Power-Performance-Area metrics
8. **9-Panel Visualization Suite** - Publication-quality figures
9. **Data Exports** - CSV/JSON for external analysis
10. **Summary Report** - Complete methodology and results

---

## üì¶ Repository Structure

```
Janus-1/
‚îú‚îÄ‚îÄ Janus_1_Complete_Analysis.ipynb  # üÜï Publication-ready Colab notebook
‚îú‚îÄ‚îÄ .github/workflows/
‚îÇ   ‚îî‚îÄ‚îÄ ci.yml                       # CI/CD pipeline configuration
‚îú‚îÄ‚îÄ src/
‚îÇ   ‚îú‚îÄ‚îÄ simulator/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ janus_sim.py              # Cycle-accurate memory hierarchy simulator
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ prefetcher.py             # Janus-Prefetch-1 FSM implementation
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ compute_tile.py           # Compute tile model
‚îÇ   ‚îú‚îÄ‚îÄ models/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ kv_cache_sizing.py        # KV-cache size calculations
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ memory_power_model.py     # Technology power/area modeling
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ sram_area_model.py        # SRAM area estimation
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ thermal_analysis.py       # Junction temperature modeling
‚îÇ   ‚îî‚îÄ‚îÄ benchmarks/
‚îÇ       ‚îú‚îÄ‚îÄ trace_generator.py        # Workload trace generation
‚îÇ       ‚îî‚îÄ‚îÄ validation.py             # Accuracy validation on WikiText-103
‚îú‚îÄ‚îÄ experiments/
‚îÇ   ‚îú‚îÄ‚îÄ run_memory_sweep.py           # Memory hierarchy parameter sweeps
‚îÇ   ‚îú‚îÄ‚îÄ run_prefetch_sweep.py         # Prefetcher look-ahead optimization
‚îÇ   ‚îî‚îÄ‚îÄ run_full_system.py            # End-to-end system evaluation
‚îú‚îÄ‚îÄ results/
‚îÇ   ‚îú‚îÄ‚îÄ figures/                      # Generated plots and visualizations
‚îÇ   ‚îî‚îÄ‚îÄ data/                         # Raw experimental data
‚îú‚îÄ‚îÄ docs/
‚îÇ   ‚îú‚îÄ‚îÄ architecture.md               # Detailed architecture documentation
‚îÇ   ‚îú‚îÄ‚îÄ methodology.md                # Design methodology walkthrough
‚îÇ   ‚îú‚îÄ‚îÄ api_reference.md              # Code API documentation
‚îÇ   ‚îî‚îÄ‚îÄ paper.pdf                     # Full research paper
‚îú‚îÄ‚îÄ tests/
‚îÇ   ‚îî‚îÄ‚îÄ test_*.py                     # Unit tests for all modules
‚îú‚îÄ‚îÄ requirements.txt
‚îú‚îÄ‚îÄ setup.py
‚îú‚îÄ‚îÄ LICENSE
‚îî‚îÄ‚îÄ README.md
```

---

## üöÄ Quick Start

### Option 1: Google Colab (Recommended)

**Fastest way to reproduce all results:**

[![Open In Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/github/ChessEngineUS/Janus-1/blob/main/Janus_1_Complete_Analysis.ipynb)

Click the badge above, then select **Runtime ‚Üí Run all**. Results will be generated in ~5-10 minutes.

### Option 2: Local Installation

```bash
# Clone the repository
git clone https://github.com/ChessEngineUS/Janus-1.git
cd Janus-1

# Create virtual environment (recommended)
python -m venv venv
source venv/bin/activate  # On Windows: venv\Scripts\activate

# Install dependencies
pip install -r requirements.txt

# Run tests to verify installation
pytest tests/ -v
```

### Run the Memory Hierarchy Simulator

```python
from src.simulator.janus_sim import JanusSim
from src.benchmarks.trace_generator import generate_llm_trace

# Generate synthetic LLM inference trace
trace = generate_llm_trace(context_length=2048, hidden_dim=4096)

# Initialize and run simulator
sim = JanusSim()
sim.run(trace)
sim.report()
```

**Expected Output:**
```
T1 Hit Rate: 99.99% (65520 hits / 65536 reads)
Latencies (cycles): P50=1.0, P90=1.0, P99=1.0
```

### Run Complete System Analysis

```bash
python experiments/run_full_system.py
```

This will:
1. Calculate KV-cache requirements
2. Compare memory technologies (SRAM, eDRAM, MRAM)
3. Optimize prefetcher parameters
4. Validate end-to-end PPA metrics
5. Generate all figures from the paper

---

## üìä Key Results

### Memory Technology Comparison (224 MB Tier-2 Cache)

| Technology | Dynamic Power (W) | Static Power (W) | Total Power (W) | Memory/Watt (MB/W) |
|------------|-------------------|------------------|------------------|--------------------|
| HD SRAM    | 0.24              | 17.69            | **17.93**        | 12.5               |
| **eDRAM**  | **0.27**          | **0.88**         | **1.15** ‚úì       | **194.8** ‚úì        |
| STT-MRAM   | 0.34              | 0.02             | **0.36**         | 622.2              |

*eDRAM selected for optimal power-latency trade-off.*

### Comparative Analysis

| Metric            | Janus-1       | Google Edge TPU | NVIDIA Jetson Orin   |
|-------------------|---------------|-----------------|----------------------|
| Process           | **3nm GAA**   | 16nm            | 8nm                  |
| Performance       | **8.2 TOPS**  | 4 TOPS          | 275 TOPS (sparse)    |
| Power             | **~4.05 W**   | ~2 W            | 15-60 W              |
| **Mem per Watt**  | **63 MB/W** ‚úì | 4 MB/W          | <0.2 MB/W            |
| **Advantage**     | **Baseline**  | **15.8√ó better**| **315√ó better**      |

### Quantization Trade-offs

| Precision | Memory Footprint | Perplexity (WikiText-103) | Degradation |
|-----------|------------------|---------------------------|-------------|
| FP16      | 2048 MB          | 5.42 (baseline)           | -           |
| INT8      | 1024 MB          | 5.79                      | +6.8%       |
| **INT4**  | **256 MB** ‚úì     | **6.04**                  | **+11.4%** ‚úì|

---

## üî¨ Design Methodology

The Janus-1 design follows a systematic four-step co-design loop:

### Step 1: Problem Quantification
- Calculate theoretical KV-cache size for 7B parameter LLM
- Result: 1024 MB at INT8 for 4096-token context
- Conclusion: On-chip SRAM infeasible ‚Üí algorithmic compression required

### Step 2: Algorithmic Mitigation
- Evaluate INT8 vs INT4 quantization on Llama-2 7B
- Benchmark on WikiText-103 validation set
- Selected INT4: 256 MB footprint, 6.04 perplexity (acceptable degradation)

### Step 3: Technology Selection
- Model power/area for SRAM, eDRAM, MRAM at 256 MB scale
- SRAM: 17.93W leakage (infeasible)
- eDRAM: 1.15W total (optimal)
- MRAM: 0.36W but higher latency

### Step 4: Prefetcher Design
- Designed FSM-based stream prefetcher
- Swept look-ahead depth: 4‚Üí32 lines
- Optimal: 16-line look-ahead
- Hardware cost: <2K logic gates
- Achieved: 99.99% hit rate

---

## üîß CI/CD Pipeline

[![CI Status](https://github.com/ChessEngineUS/Janus-1/actions/workflows/ci.yml/badge.svg)](https://github.com/ChessEngineUS/Janus-1/actions/workflows/ci.yml)
[![codecov](https://codecov.io/gh/ChessEngineUS/Janus-1/branch/main/graph/badge.svg)](https://codecov.io/gh/ChessEngineUS/Janus-1)

Automated testing on every commit:

- ‚úÖ **Multi-platform testing** - Ubuntu, macOS, Windows
- ‚úÖ **Multi-version Python** - 3.9, 3.10, 3.11, 3.12
- ‚úÖ **Code quality checks** - Linting (flake8), formatting (black), type checking (mypy)
- ‚úÖ **Unit tests** - Pytest with 65%+ coverage
- ‚úÖ **Simulation validation** - Memory hierarchy correctness
- ‚úÖ **Model validation** - KV-cache sizing, power models

### Running Tests Locally

```bash
# Install test dependencies
pip install pytest pytest-cov flake8 black mypy

# Run all tests with coverage
pytest tests/ -v --cov=src --cov-report=term --cov-report=html

# Run linting
flake8 src tests --max-line-length=88 --extend-ignore=E203,W503

# Check formatting
black --check src tests

# Type checking
mypy src --ignore-missing-imports
```

---

## üìö Documentation

- **[Architecture Guide](docs/architecture.md)**: Detailed component specifications
- **[Methodology](docs/methodology.md)**: Step-by-step design process
- **[API Reference](docs/api_reference.md)**: Complete code documentation
- **[Paper](docs/paper.pdf)**: Full research paper with appendices
- **[Colab Notebook](Janus_1_Complete_Analysis.ipynb)**: Interactive analysis

---

## üìà Reproducibility

All results in the paper are fully reproducible:

### Method 1: Google Colab (Easiest)

[![Open In Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/github/ChessEngineUS/Janus-1/blob/main/Janus_1_Complete_Analysis.ipynb)

Run all cells ‚Üí Download results package

### Method 2: Local Scripts

```bash
# Run all experiments and generate figures
bash scripts/reproduce_paper.sh

# Individual experiments
python experiments/run_memory_sweep.py
python experiments/run_prefetch_sweep.py
python experiments/run_thermal_analysis.py
```

Results will be saved to `results/` with timestamps.

---

## ü§ù Contributing

We welcome contributions! Areas of interest:

- FPGA emulation implementations (Verilog/SystemVerilog)
- Extended workload traces (encoder-decoder models)
- Alternative memory technologies (HBM, ReRAM)
- Power/thermal optimization algorithms
- RTL implementations of compute tiles

Please see [CONTRIBUTING.md](CONTRIBUTING.md) for guidelines.

---

## üìÑ Citation

If you use Janus-1 in your research, please cite:

```bibtex
@article{janus1_2026,
  title={Janus-1: A Systems-Level Design Methodology for Real-Time 
         Generative AI Acceleration at the Edge},
  author={Marena, Tommaso and The Janus-1 Design Team},
  journal={arXiv preprint arXiv:2026.xxxxx},
  year={2026},
  url={https://github.com/ChessEngineUS/Janus-1},
  doi={10.5281/zenodo.xxxxx}
}
```

---

## üó∫Ô∏è Future Work

1. **FPGA Emulation**: Hardware validation of memory hierarchy and prefetcher
2. **RTL Implementation**: Full Verilog/SystemVerilog design of compute quadrant
3. **Tape-out**: Multi-project wafer (MPW) run for silicon validation
4. **Extended Workloads**: Encoder-decoder models, vision transformers
5. **Compiler Support**: INT4 code generation and optimization

---

## üìû Contact

- **Lead Researcher**: Tommaso Marena
- **GitHub**: [@ChessEngineUS](https://github.com/ChessEngineUS)
- **Issues**: [Report bugs or request features](https://github.com/ChessEngineUS/Janus-1/issues)
- **Discussions**: [Join the community](https://github.com/ChessEngineUS/Janus-1/discussions)

---

## üìú License

This project is licensed under the **MIT License** - see the [LICENSE](LICENSE) file for details.

---

## üôè Acknowledgments

- Foundry process technology data based on public IEDM/ISSCC publications
- Benchmarking infrastructure inspired by open-source Transformer profiling tools
- Memory modeling validated against academic literature from MICRO/ISCA conferences

---

<div align="center">

**Made with ‚ù§Ô∏è for edge AI**

[![GitHub](https://img.shields.io/badge/GitHub-Repository-blue?logo=github)](https://github.com/ChessEngineUS/Janus-1)
[![Colab](https://img.shields.io/badge/Google_Colab-Notebook-orange?logo=google-colab)](https://colab.research.google.com/github/ChessEngineUS/Janus-1/blob/main/Janus_1_Complete_Analysis.ipynb)
[![arXiv](https://img.shields.io/badge/arXiv-Paper-red?logo=arxiv)](https://arxiv.org)
[![DOI](https://img.shields.io/badge/DOI-Zenodo-blue?logo=zenodo)](https://doi.org/10.5281/zenodo.xxxxx)

</div>