$comment
	File created using the following command:
		vcd file nand_gate.msim.vcd -direction
$end
$date
	Fri Sep 08 12:50:50 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module rippe_adder_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # c_out $end
$var wire 1 $ sum [3] $end
$var wire 1 % sum [2] $end
$var wire 1 & sum [1] $end
$var wire 1 ' sum [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . sum[0]~output_o $end
$var wire 1 / sum[1]~output_o $end
$var wire 1 0 sum[2]~output_o $end
$var wire 1 1 sum[3]~output_o $end
$var wire 1 2 c_out~output_o $end
$var wire 1 3 b[0]~input_o $end
$var wire 1 4 a[0]~input_o $end
$var wire 1 5 u1|G1~combout $end
$var wire 1 6 a[1]~input_o $end
$var wire 1 7 b[1]~input_o $end
$var wire 1 8 u2|G2~0_combout $end
$var wire 1 9 b[2]~input_o $end
$var wire 1 : a[2]~input_o $end
$var wire 1 ; u2|G7~0_combout $end
$var wire 1 < u3|G2~0_combout $end
$var wire 1 = a[3]~input_o $end
$var wire 1 > b[3]~input_o $end
$var wire 1 ? u3|G7~0_combout $end
$var wire 1 @ u4|G2~combout $end
$var wire 1 A u4|G7~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0'
0&
0%
0$
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#80000
b1000 !
b1100 !
b1110 !
b1111 !
14
16
1:
1=
18
15
1<
1@
11
10
1.
1/
1&
1'
1%
1$
#400000
b111 !
b11 !
0:
0=
0<
0@
01
00
0%
0$
#540000
b1000 "
b1100 "
b1110 "
b1111 "
13
17
19
1>
1;
05
1<
1@
11
10
0.
1?
0'
1%
1$
0<
00
0%
1A
0@
01
12
1#
0$
#560000
b1 !
06
08
0/
0&
#620000
b1001 !
b1101 !
1:
1=
1<
1@
11
10
1%
1$
#800000
b1100 !
04
0;
18
15
1.
1/
1&
1'
0<
00
0%
#940000
b111 "
b11 "
b1 "
b0 "
03
07
09
0>
0?
08
05
1<
0@
01
10
0.
0/
0&
0'
1%
0$
0A
1@
11
02
0#
1$
#980000
b100 !
b0 !
0:
0=
0<
0@
01
00
0%
0$
#1000000
