-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_greedy_potential_reduce is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    k1 : IN STD_LOGIC_VECTOR (31 downto 0);
    k2 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_i : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_t_o_ap_vld : OUT STD_LOGIC;
    M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_ce0 : OUT STD_LOGIC;
    M_e_0_we0 : OUT STD_LOGIC;
    M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_1_ce0 : OUT STD_LOGIC;
    M_e_1_we0 : OUT STD_LOGIC;
    M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_2_ce0 : OUT STD_LOGIC;
    M_e_2_we0 : OUT STD_LOGIC;
    M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_3_ce0 : OUT STD_LOGIC;
    M_e_3_we0 : OUT STD_LOGIC;
    M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_capacity : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_greedy_potential_reduce is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv13_1388 : STD_LOGIC_VECTOR (12 downto 0) := "1001110001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal r1_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal r2_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_reg_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln236_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln236_reg_542 : STD_LOGIC_VECTOR (0 downto 0);
    signal iter_3_fu_282_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal iter_3_reg_546 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln118_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_col_fu_310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_col_reg_559 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln119_fu_316_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln119_reg_564 : STD_LOGIC_VECTOR (1 downto 0);
    signal new_row_fu_338_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_row_reg_568 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln121_1_fu_366_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln121_1_reg_574 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln122_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_579 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln122_fu_391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln122_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln122_1_fu_421_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln122_1_reg_592 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_addr_2_reg_597 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_2_reg_602 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_2_reg_607 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_2_reg_612 : STD_LOGIC_VECTOR (14 downto 0);
    signal cmp34_i_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp34_i_reg_617 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln124_fu_485_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln124_reg_622 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_find_best_move_fu_202_ap_start : STD_LOGIC;
    signal grp_find_best_move_fu_202_ap_done : STD_LOGIC;
    signal grp_find_best_move_fu_202_ap_idle : STD_LOGIC;
    signal grp_find_best_move_fu_202_ap_ready : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_t_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_M_t_o_ap_vld : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_find_best_move_fu_202_M_e_0_ce0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_0_we0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_find_best_move_fu_202_M_e_1_ce0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_1_we0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_find_best_move_fu_202_M_e_2_ce0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_2_we0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_find_best_move_fu_202_M_e_3_ce0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_3_we0 : STD_LOGIC;
    signal grp_find_best_move_fu_202_M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_find_best_move_fu_202_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal cleanup_dest_slot_0_reg_190 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_predicate_op87_call_state7 : BOOLEAN;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal grp_find_best_move_fu_202_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal M_e_0_we0_out : STD_LOGIC;
    signal M_e_1_we0_out : STD_LOGIC;
    signal M_e_2_we0_out : STD_LOGIC;
    signal M_e_3_we0_out : STD_LOGIC;
    signal grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln121_fu_378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln122_fu_433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln136_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_fu_90 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal M_e_2_we0_local : STD_LOGIC;
    signal M_e_2_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_2_ce0_local : STD_LOGIC;
    signal M_e_2_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_we0_local : STD_LOGIC;
    signal M_e_1_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_1_ce0_local : STD_LOGIC;
    signal M_e_1_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_we0_local : STD_LOGIC;
    signal M_e_0_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_0_ce0_local : STD_LOGIC;
    signal M_e_0_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_we0_local : STD_LOGIC;
    signal M_e_3_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_3_ce0_local : STD_LOGIC;
    signal M_e_3_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_263_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln120_fu_334_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln118_fu_292_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln121_fu_344_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln121_1_fu_355_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_347_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl1_fu_358_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln_fu_320_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln121_fu_372_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln122_fu_399_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln122_1_fu_410_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl2_fu_402_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl3_fu_413_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln122_fu_427_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_3_fu_474_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_467_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln124_fu_481_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln232_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond13_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_find_best_move IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        k1 : IN STD_LOGIC_VECTOR (31 downto 0);
        k2 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_i : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_o_ap_vld : OUT STD_LOGIC;
        M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_we0 : OUT STD_LOGIC;
        M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_we0 : OUT STD_LOGIC;
        M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_we0 : OUT STD_LOGIC;
        M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_we0 : OUT STD_LOGIC;
        M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        new_col : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln121 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln122 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln133 : IN STD_LOGIC_VECTOR (14 downto 0);
        icmp_ln122 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp34_i : IN STD_LOGIC_VECTOR (0 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_we0 : OUT STD_LOGIC;
        M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_we0 : OUT STD_LOGIC;
        M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_we0 : OUT STD_LOGIC;
        M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_we0 : OUT STD_LOGIC;
        M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_find_best_move_fu_202 : component fmm_reduce_kernel_find_best_move
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_find_best_move_fu_202_ap_start,
        ap_done => grp_find_best_move_fu_202_ap_done,
        ap_idle => grp_find_best_move_fu_202_ap_idle,
        ap_ready => grp_find_best_move_fu_202_ap_ready,
        k1 => k1,
        k2 => k2,
        M_rows => M_rows,
        M_t_i => M_t_i,
        M_t_o => grp_find_best_move_fu_202_M_t_o,
        M_t_o_ap_vld => grp_find_best_move_fu_202_M_t_o_ap_vld,
        M_cols => M_cols,
        M_e_0_address0 => grp_find_best_move_fu_202_M_e_0_address0,
        M_e_0_ce0 => grp_find_best_move_fu_202_M_e_0_ce0,
        M_e_0_we0 => grp_find_best_move_fu_202_M_e_0_we0,
        M_e_0_d0 => grp_find_best_move_fu_202_M_e_0_d0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_find_best_move_fu_202_M_e_1_address0,
        M_e_1_ce0 => grp_find_best_move_fu_202_M_e_1_ce0,
        M_e_1_we0 => grp_find_best_move_fu_202_M_e_1_we0,
        M_e_1_d0 => grp_find_best_move_fu_202_M_e_1_d0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_find_best_move_fu_202_M_e_2_address0,
        M_e_2_ce0 => grp_find_best_move_fu_202_M_e_2_ce0,
        M_e_2_we0 => grp_find_best_move_fu_202_M_e_2_we0,
        M_e_2_d0 => grp_find_best_move_fu_202_M_e_2_d0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_find_best_move_fu_202_M_e_3_address0,
        M_e_3_ce0 => grp_find_best_move_fu_202_M_e_3_ce0,
        M_e_3_we0 => grp_find_best_move_fu_202_M_e_3_we0,
        M_e_3_d0 => grp_find_best_move_fu_202_M_e_3_d0,
        M_e_3_q0 => M_e_3_q0,
        M_t_capacity => M_t_capacity,
        ap_return_0 => grp_find_best_move_fu_202_ap_return_0,
        ap_return_1 => grp_find_best_move_fu_202_ap_return_1,
        ap_return_2 => grp_find_best_move_fu_202_ap_return_2,
        ap_return_3 => grp_find_best_move_fu_202_ap_return_3);

    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224 : component fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start,
        ap_done => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done,
        ap_idle => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_idle,
        ap_ready => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_ready,
        new_col => new_col_reg_559,
        mul_ln121 => add_ln121_1_reg_574,
        mul_ln122 => add_ln122_1_reg_592,
        mul_ln133 => add_ln124_reg_622,
        icmp_ln122 => icmp_ln122_reg_579,
        cmp34_i => cmp34_i_reg_617,
        M_e_0_address0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0,
        M_e_0_ce0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0,
        M_e_0_we0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0,
        M_e_0_d0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0,
        M_e_1_ce0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0,
        M_e_1_we0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0,
        M_e_1_d0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0,
        M_e_2_ce0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0,
        M_e_2_we0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0,
        M_e_2_d0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0,
        M_e_3_ce0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0,
        M_e_3_we0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0,
        M_e_3_d0 => grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0,
        M_e_3_q0 => M_e_3_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_find_best_move_fu_202_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_find_best_move_fu_202_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_find_best_move_fu_202_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_find_best_move_fu_202_ap_ready = ap_const_logic_1)) then 
                    grp_find_best_move_fu_202_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cleanup_dest_slot_0_reg_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln236_reg_542 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                cleanup_dest_slot_0_reg_190 <= ap_const_lv1_0;
            elsif (((icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                cleanup_dest_slot_0_reg_190 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    iter_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                iter_fu_90 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                iter_fu_90 <= iter_3_reg_546;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                M_e_0_addr_2_reg_597 <= zext_ln122_fu_433_p1(15 - 1 downto 0);
                M_e_1_addr_2_reg_602 <= zext_ln122_fu_433_p1(15 - 1 downto 0);
                M_e_2_addr_2_reg_607 <= zext_ln122_fu_433_p1(15 - 1 downto 0);
                M_e_3_addr_2_reg_612 <= zext_ln122_fu_433_p1(15 - 1 downto 0);
                    add_ln121_1_reg_574(14 downto 4) <= add_ln121_1_fu_366_p2(14 downto 4);
                    add_ln122_1_reg_592(14 downto 4) <= add_ln122_1_fu_421_p2(14 downto 4);
                icmp_ln118_reg_555 <= icmp_ln118_fu_300_p2;
                icmp_ln122_reg_579 <= icmp_ln122_fu_386_p2;
                iter_3_reg_546 <= iter_3_fu_282_p2;
                new_col_reg_559 <= new_col_fu_310_p2;
                new_row_reg_568 <= new_row_fu_338_p2;
                    select_ln122_reg_584(31 downto 1) <= select_ln122_fu_391_p3(31 downto 1);
                trunc_ln119_reg_564 <= trunc_ln119_fu_316_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    add_ln124_reg_622(14 downto 4) <= add_ln124_fu_485_p2(14 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                cmp34_i_reg_617 <= cmp34_i_fu_451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln236_reg_542 <= icmp_ln236_fu_273_p2;
                r1_reg_524 <= grp_find_best_move_fu_202_ap_return_1;
                r2_reg_530 <= grp_find_best_move_fu_202_ap_return_2;
                sign_reg_536 <= grp_find_best_move_fu_202_ap_return_3;
            end if;
        end if;
    end process;
    add_ln121_1_reg_574(3 downto 0) <= "0000";
    select_ln122_reg_584(0) <= '1';
    add_ln122_1_reg_592(3 downto 0) <= "0000";
    add_ln124_reg_622(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln236_reg_542, ap_CS_fsm_state4, icmp_ln118_fu_300_p2, grp_find_best_move_fu_202_ap_done, ap_CS_fsm_state7, ap_block_state7_on_subcall_done, or_cond13_fu_497_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_find_best_move_fu_202_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln118_fu_300_p2 = ap_const_lv1_1) and (icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((or_cond13_fu_497_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((or_cond13_fu_497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    M_e_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_0_address0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_0_address0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_0_address0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_0_address0 <= grp_find_best_move_fu_202_M_e_0_address0;
        else 
            M_e_0_address0 <= M_e_0_address0_local;
        end if; 
    end process;


    M_e_0_address0_local_assign_proc : process(ap_CS_fsm_state4, M_e_0_addr_2_reg_597, ap_CS_fsm_state5, zext_ln121_fu_378_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_0_address0_local <= M_e_0_addr_2_reg_597;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_0_address0_local <= zext_ln121_fu_378_p1(15 - 1 downto 0);
        else 
            M_e_0_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_0_ce0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_0_ce0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_0_ce0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_0_ce0 <= grp_find_best_move_fu_202_M_e_0_ce0;
        else 
            M_e_0_ce0 <= M_e_0_ce0_local;
        end if; 
    end process;


    M_e_0_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            M_e_0_ce0_local <= ap_const_logic_1;
        else 
            M_e_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_0_d0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_0_d0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_0_d0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_0_d0 <= grp_find_best_move_fu_202_M_e_0_d0;
        else 
            M_e_0_d0 <= M_e_0_d0_local;
        end if; 
    end process;


    M_e_0_d0_local_assign_proc : process(ap_CS_fsm_state4, select_ln122_reg_584, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_0_d0_local <= select_ln122_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_0_d0_local <= ap_const_lv32_1;
        else 
            M_e_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_0_we0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_0_we0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_0_we0_out)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_0_we0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_0_we0 <= grp_find_best_move_fu_202_M_e_0_we0;
        else 
            M_e_0_we0 <= (ap_const_logic_0 or M_e_0_we0_out);
        end if; 
    end process;


    M_e_0_we0_local_assign_proc : process(icmp_ln236_reg_542, ap_CS_fsm_state4, icmp_ln118_fu_300_p2, trunc_ln119_fu_316_p1, trunc_ln119_reg_564, ap_CS_fsm_state5)
    begin
        if ((((trunc_ln119_reg_564 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln119_fu_316_p1 = ap_const_lv2_0) and (icmp_ln118_fu_300_p2 = ap_const_lv1_1) and (icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            M_e_0_we0_local <= ap_const_logic_1;
        else 
            M_e_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_0_we0_out <= M_e_0_we0_local;

    M_e_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_1_address0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_1_address0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_1_address0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_1_address0 <= grp_find_best_move_fu_202_M_e_1_address0;
        else 
            M_e_1_address0 <= M_e_1_address0_local;
        end if; 
    end process;


    M_e_1_address0_local_assign_proc : process(ap_CS_fsm_state4, M_e_1_addr_2_reg_602, ap_CS_fsm_state5, zext_ln121_fu_378_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_1_address0_local <= M_e_1_addr_2_reg_602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_1_address0_local <= zext_ln121_fu_378_p1(15 - 1 downto 0);
        else 
            M_e_1_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_1_ce0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_1_ce0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_1_ce0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_1_ce0 <= grp_find_best_move_fu_202_M_e_1_ce0;
        else 
            M_e_1_ce0 <= M_e_1_ce0_local;
        end if; 
    end process;


    M_e_1_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            M_e_1_ce0_local <= ap_const_logic_1;
        else 
            M_e_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_1_d0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_1_d0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_1_d0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_1_d0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_1_d0 <= grp_find_best_move_fu_202_M_e_1_d0;
        else 
            M_e_1_d0 <= M_e_1_d0_local;
        end if; 
    end process;


    M_e_1_d0_local_assign_proc : process(ap_CS_fsm_state4, select_ln122_reg_584, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_1_d0_local <= select_ln122_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_1_d0_local <= ap_const_lv32_1;
        else 
            M_e_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_1_we0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_1_we0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_1_we0_out)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_1_we0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_1_we0 <= grp_find_best_move_fu_202_M_e_1_we0;
        else 
            M_e_1_we0 <= (ap_const_logic_0 or M_e_1_we0_out);
        end if; 
    end process;


    M_e_1_we0_local_assign_proc : process(icmp_ln236_reg_542, ap_CS_fsm_state4, icmp_ln118_fu_300_p2, trunc_ln119_fu_316_p1, trunc_ln119_reg_564, ap_CS_fsm_state5)
    begin
        if ((((trunc_ln119_reg_564 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln119_fu_316_p1 = ap_const_lv2_1) and (icmp_ln118_fu_300_p2 = ap_const_lv1_1) and (icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            M_e_1_we0_local <= ap_const_logic_1;
        else 
            M_e_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_1_we0_out <= M_e_1_we0_local;

    M_e_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_2_address0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_2_address0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_2_address0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_2_address0 <= grp_find_best_move_fu_202_M_e_2_address0;
        else 
            M_e_2_address0 <= M_e_2_address0_local;
        end if; 
    end process;


    M_e_2_address0_local_assign_proc : process(ap_CS_fsm_state4, M_e_2_addr_2_reg_607, ap_CS_fsm_state5, zext_ln121_fu_378_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_2_address0_local <= M_e_2_addr_2_reg_607;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_2_address0_local <= zext_ln121_fu_378_p1(15 - 1 downto 0);
        else 
            M_e_2_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_2_ce0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_2_ce0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_2_ce0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_2_ce0 <= grp_find_best_move_fu_202_M_e_2_ce0;
        else 
            M_e_2_ce0 <= M_e_2_ce0_local;
        end if; 
    end process;


    M_e_2_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            M_e_2_ce0_local <= ap_const_logic_1;
        else 
            M_e_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_2_d0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_2_d0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_2_d0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_2_d0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_2_d0 <= grp_find_best_move_fu_202_M_e_2_d0;
        else 
            M_e_2_d0 <= M_e_2_d0_local;
        end if; 
    end process;


    M_e_2_d0_local_assign_proc : process(ap_CS_fsm_state4, select_ln122_reg_584, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_2_d0_local <= select_ln122_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_2_d0_local <= ap_const_lv32_1;
        else 
            M_e_2_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_2_we0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_2_we0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_2_we0_out)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_2_we0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_2_we0 <= grp_find_best_move_fu_202_M_e_2_we0;
        else 
            M_e_2_we0 <= (ap_const_logic_0 or M_e_2_we0_out);
        end if; 
    end process;


    M_e_2_we0_local_assign_proc : process(icmp_ln236_reg_542, ap_CS_fsm_state4, icmp_ln118_fu_300_p2, trunc_ln119_fu_316_p1, trunc_ln119_reg_564, ap_CS_fsm_state5)
    begin
        if ((((trunc_ln119_reg_564 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln119_fu_316_p1 = ap_const_lv2_2) and (icmp_ln118_fu_300_p2 = ap_const_lv1_1) and (icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            M_e_2_we0_local <= ap_const_logic_1;
        else 
            M_e_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_2_we0_out <= M_e_2_we0_local;

    M_e_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_3_address0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_3_address0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_3_address0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_3_address0 <= grp_find_best_move_fu_202_M_e_3_address0;
        else 
            M_e_3_address0 <= M_e_3_address0_local;
        end if; 
    end process;


    M_e_3_address0_local_assign_proc : process(ap_CS_fsm_state4, M_e_3_addr_2_reg_612, ap_CS_fsm_state5, zext_ln121_fu_378_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_3_address0_local <= M_e_3_addr_2_reg_612;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_3_address0_local <= zext_ln121_fu_378_p1(15 - 1 downto 0);
        else 
            M_e_3_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_3_ce0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_3_ce0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_3_ce0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_3_ce0 <= grp_find_best_move_fu_202_M_e_3_ce0;
        else 
            M_e_3_ce0 <= M_e_3_ce0_local;
        end if; 
    end process;


    M_e_3_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            M_e_3_ce0_local <= ap_const_logic_1;
        else 
            M_e_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_3_d0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_3_d0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_3_d0_local)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_3_d0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_3_d0 <= grp_find_best_move_fu_202_M_e_3_d0;
        else 
            M_e_3_d0 <= M_e_3_d0_local;
        end if; 
    end process;


    M_e_3_d0_local_assign_proc : process(ap_CS_fsm_state4, select_ln122_reg_584, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_3_d0_local <= select_ln122_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_3_d0_local <= ap_const_lv32_1;
        else 
            M_e_3_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_3_we0_assign_proc : process(ap_CS_fsm_state3, grp_find_best_move_fu_202_M_e_3_we0, grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0, ap_CS_fsm_state7, ap_predicate_op87_call_state7, M_e_3_we0_out)
    begin
        if (((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            M_e_3_we0 <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_M_e_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_e_3_we0 <= grp_find_best_move_fu_202_M_e_3_we0;
        else 
            M_e_3_we0 <= (ap_const_logic_0 or M_e_3_we0_out);
        end if; 
    end process;


    M_e_3_we0_local_assign_proc : process(icmp_ln236_reg_542, ap_CS_fsm_state4, icmp_ln118_fu_300_p2, trunc_ln119_fu_316_p1, trunc_ln119_reg_564, ap_CS_fsm_state5)
    begin
        if ((((trunc_ln119_reg_564 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln119_fu_316_p1 = ap_const_lv2_3) and (icmp_ln118_fu_300_p2 = ap_const_lv1_1) and (icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            M_e_3_we0_local <= ap_const_logic_1;
        else 
            M_e_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_3_we0_out <= M_e_3_we0_local;

    M_t_o_assign_proc : process(M_t_i, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_find_best_move_fu_202_M_t_o, grp_find_best_move_fu_202_M_t_o_ap_vld, add_ln136_fu_456_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_t_o <= add_ln136_fu_456_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_find_best_move_fu_202_M_t_o_ap_vld = ap_const_logic_1))) then 
            M_t_o <= grp_find_best_move_fu_202_M_t_o;
        else 
            M_t_o <= M_t_i;
        end if; 
    end process;


    M_t_o_ap_vld_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_find_best_move_fu_202_M_t_o_ap_vld)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_t_o_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            M_t_o_ap_vld <= grp_find_best_move_fu_202_M_t_o_ap_vld;
        else 
            M_t_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln121_1_fu_366_p2 <= std_logic_vector(unsigned(p_shl_fu_347_p3) + unsigned(p_shl1_fu_358_p3));
    add_ln121_fu_372_p2 <= std_logic_vector(unsigned(add_ln121_1_fu_366_p2) + unsigned(lshr_ln_fu_320_p4));
    add_ln122_1_fu_421_p2 <= std_logic_vector(unsigned(p_shl2_fu_402_p3) + unsigned(p_shl3_fu_413_p3));
    add_ln122_fu_427_p2 <= std_logic_vector(unsigned(add_ln122_1_fu_421_p2) + unsigned(lshr_ln_fu_320_p4));
    add_ln124_fu_485_p2 <= std_logic_vector(unsigned(tmp_2_fu_467_p3) + unsigned(zext_ln124_fu_481_p1));
    add_ln136_fu_456_p2 <= std_logic_vector(unsigned(M_t_i) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_find_best_move_fu_202_ap_done)
    begin
        if ((grp_find_best_move_fu_202_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done, ap_predicate_op87_call_state7)
    begin
                ap_block_state7_on_subcall_done <= ((ap_predicate_op87_call_state7 = ap_const_boolean_1) and (grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, ap_block_state7_on_subcall_done, or_cond13_fu_497_p2)
    begin
        if ((((or_cond13_fu_497_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4_assign_proc : process(icmp_ln236_reg_542, cleanup_dest_slot_0_reg_190, ap_CS_fsm_state7)
    begin
        if (((icmp_ln236_reg_542 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4 <= cleanup_dest_slot_0_reg_190;
        end if; 
    end process;


    ap_predicate_op87_call_state7_assign_proc : process(icmp_ln236_reg_542, icmp_ln118_reg_555)
    begin
                ap_predicate_op87_call_state7 <= ((icmp_ln118_reg_555 = ap_const_lv1_1) and (icmp_ln236_reg_542 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, ap_block_state7_on_subcall_done, or_cond13_fu_497_p2)
    begin
        if (((or_cond13_fu_497_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp34_i_fu_451_p2 <= "0" when (sign_reg_536 = ap_const_lv32_FFFFFFFF) else "1";
    grp_find_best_move_fu_202_ap_start <= grp_find_best_move_fu_202_ap_start_reg;
    grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start <= grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg;
    icmp_ln118_fu_300_p2 <= "1" when (signed(M_t_i) < signed(M_t_capacity)) else "0";
    icmp_ln122_fu_386_p2 <= "1" when (sign_reg_536 = ap_const_lv32_1) else "0";
    icmp_ln232_fu_492_p2 <= "1" when (unsigned(iter_3_reg_546) < unsigned(ap_const_lv13_1388)) else "0";
    icmp_ln236_fu_273_p2 <= "1" when (signed(tmp_fu_263_p4) < signed(ap_const_lv31_1)) else "0";
    iter_3_fu_282_p2 <= std_logic_vector(unsigned(iter_fu_90) + unsigned(ap_const_lv13_1));
    lshr_ln_fu_320_p4 <= new_col_fu_310_p2(16 downto 2);
    new_col_fu_310_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(M_t_i));
    new_row_fu_338_p2 <= std_logic_vector(unsigned(trunc_ln120_fu_334_p1) + unsigned(trunc_ln118_fu_292_p1));
    or_cond13_fu_497_p2 <= (icmp_ln232_fu_492_p2 and ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4);
    p_shl1_fu_358_p3 <= (trunc_ln121_1_fu_355_p1 & ap_const_lv4_0);
    p_shl2_fu_402_p3 <= (trunc_ln122_fu_399_p1 & ap_const_lv6_0);
    p_shl3_fu_413_p3 <= (trunc_ln122_1_fu_410_p1 & ap_const_lv4_0);
    p_shl_fu_347_p3 <= (trunc_ln121_fu_344_p1 & ap_const_lv6_0);
    select_ln122_fu_391_p3 <= 
        ap_const_lv32_1 when (icmp_ln122_fu_386_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    tmp_2_fu_467_p3 <= (new_row_reg_568 & ap_const_lv6_0);
    tmp_3_fu_474_p3 <= (new_row_reg_568 & ap_const_lv4_0);
    tmp_fu_263_p4 <= grp_find_best_move_fu_202_ap_return_0(31 downto 1);
    trunc_ln118_fu_292_p1 <= M_t_i(9 - 1 downto 0);
    trunc_ln119_fu_316_p1 <= new_col_fu_310_p2(2 - 1 downto 0);
    trunc_ln120_fu_334_p1 <= M_rows(9 - 1 downto 0);
    trunc_ln121_1_fu_355_p1 <= r1_reg_524(11 - 1 downto 0);
    trunc_ln121_fu_344_p1 <= r1_reg_524(9 - 1 downto 0);
    trunc_ln122_1_fu_410_p1 <= r2_reg_530(11 - 1 downto 0);
    trunc_ln122_fu_399_p1 <= r2_reg_530(9 - 1 downto 0);
    zext_ln121_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln121_fu_372_p2),64));
    zext_ln122_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_fu_427_p2),64));
    zext_ln124_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_474_p3),15));
end behav;
