# Tiny Tapeout project information
project:
  title:        "tt_serdesphy"      # Project title
  author:       "raybello"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "SERDES PHY implementation"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_raybello_serdesphy_top"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "serdesphy_top.v"
    - "digital/serdesphy_pcs.v"
    - "digital/csr/serdesphy_csr_top.v"
    - "digital/csr/serdesphy_i2c_slave.v"
    - "digital/csr/serdesphy_i2c_defines.v"
    - "digital/csr/serdesphy_registerInterface.v"
    - "digital/csr/serdesphy_serialInterface.v"
    - "digital/por/serdesphy_por.v"
    - "digital/common/serdesphy_debug_mux.v"
    - "digital/common/serdesphy_reset_synchronizer.v"
    - "digital/tx/serdesphy_tx_top.v"
    - "digital/tx/serdesphy_manchester_encoder.v"
    - "digital/tx/serdesphy_prbs_generator.v"
    - "digital/tx/serdesphy_serializer_if.v"
    - "digital/tx/serdesphy_tx_data_mux.v"
    - "digital/tx/serdesphy_tx_fifo.v"
    - "digital/tx/serdesphy_word_assembler.v"
    - "digital/rx/serdesphy_rx_top.v"
    - "digital/rx/serdesphy_manchester_decoder.v"
    - "digital/rx/serdesphy_prbs_checker.v"
    - "digital/rx/serdesphy_deserializer_if.v"
    - "digital/rx/serdesphy_rx_fifo.v"
    - "digital/rx/serdesphy_word_disassembler.v"
    - "analog/serdesphy_pma.v"
    - "analog/ana_pll/serdesphy_ana_pll.v"
    - "analog/ana_pll/serdesphy_ana_phase_frequency_detector.v"
    - "analog/ana_pll/serdesphy_ana_pll_charge_pump.v"
    - "analog/ana_pll/serdesphy_ana_pll_loop_filter.v"
    - "analog/ana_pll/serdesphy_ana_pll_vco.v"
    - "analog/ana_pll/serdesphy_ana_frequency_divider.v"
    - "analog/ana_pll/serdesphy_ana_loopback_switch.v"
    - "analog/ana_tx/serdesphy_ana_tx_differential_driver.v"
    # - "analog/ana_tx/serdesphy_ana_serializer.v"
    - "analog/ana_rx/serdesphy_ana_rx_differential_receiver.v"
    - "analog/ana_rx/serdesphy_ana_cdr_vco.v"
    - "analog/ana_rx/serdesphy_ana_cdr.v"
    

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "CLK_REF"       # 24 MHz reference clock
  ui[1]: "RST_N"         # Active-low reset
  ui[2]: "TXD[0]"        # Transmit data bit 0
  ui[3]: "TXD[1]"        # Transmit data bit 1
  ui[4]: "TXD[2]"        # Transmit data bit 2
  ui[5]: "TXD[3]"        # Transmit data bit 3
  ui[6]: "TX_VALID"      # TX data valid strobe
  ui[7]: "TEST_MODE"     # Test mode enable

  # Outputs
  uo[0]: "RXD[0]"        # Receive data bit 0
  uo[1]: "RXD[1]"        # Receive data bit 1
  uo[2]: "RXD[2]"        # Receive data bit 2
  uo[3]: "RXD[3]"        # Receive data bit 3
  uo[4]: "PLL_LOCK"      # PLL lock indicator
  uo[5]: "CDR_LOCK"      # CDR lock indicator
  uo[6]: "PRBS_ERR"      # PRBS error flag
  uo[7]: "RX_VALID"      # RX data valid strobe

  # Bidirectional pins
  uio[0]: "SDA"           # I²C data (open-drain)
  uio[1]: "SCL"           # I²C clock (≤24 MHz)
  uio[2]: "TXP"           # TX differential (+)
  uio[3]: "TXN"           # TX differential (-)
  uio[4]: "RXP"           # RX differential (+)
  uio[5]: "RXN"           # RX differential (-)
  uio[6]: "LPBK_EN"       # Analog loopback enable
  uio[7]: "DBG_ANA"       # Analog debug buffer

# Do not change!
yaml_version: 6
