//
//  cpu.h
//  plasmvm
//
//  Created by Noah Wooten on 2/1/22.
//

#ifndef cpu_h
#define cpu_h

/*
 Instructions in enum follow the below format
 NAME, // DESCRIPTION (NAME [(R|I,D):(PSZ,USZ)]):TISZ
 
 Where NAME is the Instruction's name
 Where DESCRIPTION is the Instruction's functional description
 Where (R|I) represents R or I depending on if the value is a register or immediate
 Where D is the Operand's name
 Where PSZ is the allocated size of the operand in bits
 Where USZ is the usable size of the operand in bits
 Where TISZ is the total size of the instruction in bits
 
 Differences between PSZ and USZ occur when needed to be used as padding when an instruction's argument size in bits not divisible by 8 (or byte size on architecture).
 
 Example:
 
 MOV, // Moves an operand into a register (MOV [R:(4,8),DEST] [I:(64,64),SRC]):80
 
 Where "MOV" is the Instruction's name
 Where "Moves an operand into a register" is the Instruction's description
 Where "[R:(4,8),DEST]" signifies that the operand "DEST" is a register physically stored in 8 bits but only 4 should be used by the instruction.
 Where "I:(64,64),SRC]" signifies that the operand "SRC" is an immediate value physically stored in 64 bits and that all 64 bits are available to be used by the compiler.
 Where ":80" signifies that the instruction is in total 80 bits long. This is determined by (8 + 8 + 64), with 8 being the size of the opcode, 8 being the size of the 1st operand and 64 being the size of the 2nd operand.
 */

enum {
	SET, // Set Register (SET [R:(4,4),DEST] [R:(4,4),SRC]):16
	LDWM, // Load Register Word from Memory (LDWM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16
	STWM, // Store Register Word in Memory (STWM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16
	LDBM, // Load Register Byte from Memory (LDBM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16
	STBM, // Store Register Byte in Memory (STBM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16
	OR, // Logical OR (OR [R:(4,4),DEST] [R:(4,4),SRC]):16
	AND, // Logical AND (AND [R:(4,4),DEST] [R:(4,4),SRC]):16
	XOR, // Logical XOR (XOR [R:(4,4),DEST] [R:(4,4),SRC]):16
	NOT, // Logical NOT (NOT [R:(4,4),DEST] [R:(4,4),SRC]):16
	ADD, // Summate Registers (ADD [R:(4,4),DEST] [R:(4,4),SRC]):16
	SUB, // Subtract Registers (SUB [R:(4,4),DEST] [R:(4,4),SRC]):16
	MUL, // Multiply Registers (MUL [R:(4,4),DEST] [R:(4,4),SRC]):16
	DIV, // Divide Registers (DIV [R:(4,4),DEST] [R:(4,4),SRC]):16
	SETI, // Set Register Immediate (SETI [R:(4,8),DEST] [I:(64,64),SRC]):80
	LDWMI, // Load Register Word from Memory Immediate (LDWMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80
	STWMI, // Store Register Word in Memory Immediate (STWMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80
	LDBMI, // Load Register Byte from Memory Immediate (LDBMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80
	STBMI, // Store Register Byte in Memory Immediate (STBMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80
	ORI, // Logical OR Immediate (ORI [R:(4,8),DEST] [I:(64,64),SRC]):80
	ANDI, // Logical AND Immediate (ANDI [R:(4,8),DEST] [I:(64,64),SRC]):80
	XORI, // Logical XOR Immediate (XORI [R:(4,8),DEST] [I:(64,64),SRC]):80
	ADDI, // Sum Register and Immediate (ADDI [R:(4,8),DEST] [I:(64,64),SRC]):80
	SUBI, // Subtract Immediate from Register (SUBI [R:(4,8),DEST] [I:(64,64),SRC]):80
	MULI, // Multiply Register by Immediate (MULI [R:(4,8),DEST] [I:(64,64),SRC]):80
	DIVI, // Divide Register By Immediate (DIVI [R:(4,8),DEST] [I:(64,64),SRC]):80
	SL, // Shift Left (SL [R:(4,4),DEST] [R:(4,4),AMT]):16
	SR, // Shift Right (SR [R:(4,4),DEST] [R:(4,4),AMT]):16
	SLI, // Shift Left Immediate (SLI [R:(4,8),SRC] [I:(6,8),AMT]):24
	SRI, // Shift Right Immediate (SRI [R:(4,8),SRC] [I:(6,8,AMT]):24
	SA, // Stack Add (Push) (SA	[R:(4,8),SRC]):16
	SP, // Stack Pull (SP [R:(4,8),DEST]):16
	SAI, // Stack Add (Push) Immediate (SAI [I:(64, 64)]):72
	GO, // Go (Jump) (GO [R:(4,8),LOCATION]):16
	ENT, // Enter (Call) (GO [R:(4,8),LOCATION]):16
	RT, // Return (RT):8
	RTF, // Return if Flag (RTF [R:(4,8),FLAG]):16
	RTFI, // Return if Flag Immediate (RTFI [I:(64,64),FLAG]):72
	GOI, // Go (Jump) Immediate (GOI [I:(64,64),LOCATION]):72
	ENTI, // Enter (Call) Immediate (ENTI [I:(64,64),LOCATION]):72
	CMP, // Compare Registers (CMP [R:(4,4),COMPARE0] [R:(4,4),COMPARE1]):16
	CMPI, // Compare Register with Immediate (CMPI [R:(4,8),COMPARE0] [I:(64,64),COMPARE1]):80
	GOF, // Go if Flag (GOF [R:(4,4),LOCATION] [R:(4,4),FLAG]):16
	ENTF, // Enter if Flag (ENTF [R:(4,4),LOCATION] [R:(4,4),FLAG]):16
	GOFI, // Go if Flag Immediate (GOFI [R:(4,8),LOCATION] [I:(64,64),FLAG]):80
	ENTFI, // Enter if Flag Immediate (ENTFI [R:(4,8),LOCATION] [I:(64,64),FLAG]):80
	GOFII, // Go if Flag Immediate Immediate  (GOFII [I:(64,64),LOCATION] [I:(64,64),FLAG]):136
	ENTFII, // Enter if Flag Immediate Immediate (ENTFII [I:(64,64),LOCATION] [I:(64,64),FLAG]):136
	NEG, // Signed Negate Register (NEG [R:(4,8)]):16
	NOP, // No Operation (NOP):8
	EIH, // Enable Interrupt Handling (EIH):8
	DIH, // Disable Interrupt Handling (DIH):8
	HLT, // Enter Halt State (HLT):8
	INT, // Call Interrupt (INT [R:(4,8),INTERRUPT]):8
	INTI, // Call Interrupt Immediate (INTI [I:(8,8),INTERRUPT]):16
	HND, // Handle Interrupt (HND [R:(4,4),INTERRUPT] [R:(4,4),LOCATION]):16
	HNDI, // Handle Interrupt Immediate
	HNDII, // Handle Interrupt Immediate Immediate
	SPA, // Stack Pull All
	SPG, // Stack Pull General
	SAA, // Stack Add (Push) All
	SAG, // Stack Add (Push) General
	LDSD, // Load System Descriptor
	LDSDI, // Load System Descriptor Immediate
	STSD, // Store System Descriptor to Register
	LDVM, // Load Virtual Descriptor from Registers
	LDVMI, // Load Virtual Descriptor from Immediates
	STVM, // Store Virtual Descriptor to Registers
	SPN, // Stack Pull No Operand
};

extern void(*InstructionHandlers[256])(void);
#define Instruction
#define ListInstruction

#endif /* cpu_h */
