;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_SAR
ADC_SAR_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000043
ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT EQU 7
ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_cy_psoc4_sarmux_8__VNEG EQU 0
ADC_SAR_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_intClock__DIV_ID EQU 0x00000043
ADC_SAR_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_SAR_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_IRQ__INTC_MASK EQU 0x20000
ADC_SAR_IRQ__INTC_NUMBER EQU 17
ADC_SAR_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ANEMOMETER
ANEMOMETER__0__DR EQU CYREG_GPIO_PRT4_DR
ANEMOMETER__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ANEMOMETER__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ANEMOMETER__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ANEMOMETER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ANEMOMETER__0__HSIOM_MASK EQU 0x000F0000
ANEMOMETER__0__HSIOM_SHIFT EQU 16
ANEMOMETER__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ANEMOMETER__0__INTR EQU CYREG_GPIO_PRT4_INTR
ANEMOMETER__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ANEMOMETER__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ANEMOMETER__0__MASK EQU 0x10
ANEMOMETER__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ANEMOMETER__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ANEMOMETER__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ANEMOMETER__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ANEMOMETER__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ANEMOMETER__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ANEMOMETER__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ANEMOMETER__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ANEMOMETER__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ANEMOMETER__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ANEMOMETER__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ANEMOMETER__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ANEMOMETER__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ANEMOMETER__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ANEMOMETER__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ANEMOMETER__0__PC EQU CYREG_GPIO_PRT4_PC
ANEMOMETER__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ANEMOMETER__0__PORT EQU 4
ANEMOMETER__0__PS EQU CYREG_GPIO_PRT4_PS
ANEMOMETER__0__SHIFT EQU 4
ANEMOMETER__DR EQU CYREG_GPIO_PRT4_DR
ANEMOMETER__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ANEMOMETER__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ANEMOMETER__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ANEMOMETER__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ANEMOMETER__INTR EQU CYREG_GPIO_PRT4_INTR
ANEMOMETER__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ANEMOMETER__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ANEMOMETER__MASK EQU 0x10
ANEMOMETER__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ANEMOMETER__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ANEMOMETER__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ANEMOMETER__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ANEMOMETER__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ANEMOMETER__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ANEMOMETER__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ANEMOMETER__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ANEMOMETER__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ANEMOMETER__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ANEMOMETER__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ANEMOMETER__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ANEMOMETER__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ANEMOMETER__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ANEMOMETER__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ANEMOMETER__PC EQU CYREG_GPIO_PRT4_PC
ANEMOMETER__PC2 EQU CYREG_GPIO_PRT4_PC2
ANEMOMETER__PORT EQU 4
ANEMOMETER__PS EQU CYREG_GPIO_PRT4_PS
ANEMOMETER__SHIFT EQU 4

; BAT_SENS_P
BAT_SENS_P__0__DR EQU CYREG_GPIO_PRT2_DR
BAT_SENS_P__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BAT_SENS_P__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BAT_SENS_P__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BAT_SENS_P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BAT_SENS_P__0__HSIOM_MASK EQU 0xF0000000
BAT_SENS_P__0__HSIOM_SHIFT EQU 28
BAT_SENS_P__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_SENS_P__0__INTR EQU CYREG_GPIO_PRT2_INTR
BAT_SENS_P__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_SENS_P__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BAT_SENS_P__0__MASK EQU 0x80
BAT_SENS_P__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT_SENS_P__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT_SENS_P__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT_SENS_P__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT_SENS_P__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT_SENS_P__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT_SENS_P__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT_SENS_P__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT_SENS_P__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT_SENS_P__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT_SENS_P__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT_SENS_P__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT_SENS_P__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT_SENS_P__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT_SENS_P__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT_SENS_P__0__PC EQU CYREG_GPIO_PRT2_PC
BAT_SENS_P__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BAT_SENS_P__0__PORT EQU 2
BAT_SENS_P__0__PS EQU CYREG_GPIO_PRT2_PS
BAT_SENS_P__0__SHIFT EQU 7
BAT_SENS_P__DR EQU CYREG_GPIO_PRT2_DR
BAT_SENS_P__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BAT_SENS_P__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BAT_SENS_P__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BAT_SENS_P__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_SENS_P__INTR EQU CYREG_GPIO_PRT2_INTR
BAT_SENS_P__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_SENS_P__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BAT_SENS_P__MASK EQU 0x80
BAT_SENS_P__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT_SENS_P__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT_SENS_P__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT_SENS_P__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT_SENS_P__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT_SENS_P__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT_SENS_P__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT_SENS_P__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT_SENS_P__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT_SENS_P__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT_SENS_P__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT_SENS_P__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT_SENS_P__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT_SENS_P__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT_SENS_P__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT_SENS_P__PC EQU CYREG_GPIO_PRT2_PC
BAT_SENS_P__PC2 EQU CYREG_GPIO_PRT2_PC2
BAT_SENS_P__PORT EQU 2
BAT_SENS_P__PS EQU CYREG_GPIO_PRT2_PS
BAT_SENS_P__SHIFT EQU 7

; BAT_SENS_SW
BAT_SENS_SW__0__DR EQU CYREG_GPIO_PRT1_DR
BAT_SENS_SW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BAT_SENS_SW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BAT_SENS_SW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BAT_SENS_SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BAT_SENS_SW__0__HSIOM_MASK EQU 0x0F000000
BAT_SENS_SW__0__HSIOM_SHIFT EQU 24
BAT_SENS_SW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BAT_SENS_SW__0__INTR EQU CYREG_GPIO_PRT1_INTR
BAT_SENS_SW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BAT_SENS_SW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BAT_SENS_SW__0__MASK EQU 0x40
BAT_SENS_SW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BAT_SENS_SW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BAT_SENS_SW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BAT_SENS_SW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BAT_SENS_SW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BAT_SENS_SW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BAT_SENS_SW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BAT_SENS_SW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BAT_SENS_SW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BAT_SENS_SW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BAT_SENS_SW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BAT_SENS_SW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BAT_SENS_SW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BAT_SENS_SW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BAT_SENS_SW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BAT_SENS_SW__0__PC EQU CYREG_GPIO_PRT1_PC
BAT_SENS_SW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
BAT_SENS_SW__0__PORT EQU 1
BAT_SENS_SW__0__PS EQU CYREG_GPIO_PRT1_PS
BAT_SENS_SW__0__SHIFT EQU 6
BAT_SENS_SW__DR EQU CYREG_GPIO_PRT1_DR
BAT_SENS_SW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BAT_SENS_SW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BAT_SENS_SW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BAT_SENS_SW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BAT_SENS_SW__INTR EQU CYREG_GPIO_PRT1_INTR
BAT_SENS_SW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BAT_SENS_SW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BAT_SENS_SW__MASK EQU 0x40
BAT_SENS_SW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BAT_SENS_SW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BAT_SENS_SW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BAT_SENS_SW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BAT_SENS_SW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BAT_SENS_SW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BAT_SENS_SW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BAT_SENS_SW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BAT_SENS_SW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BAT_SENS_SW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BAT_SENS_SW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BAT_SENS_SW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BAT_SENS_SW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BAT_SENS_SW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BAT_SENS_SW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BAT_SENS_SW__PC EQU CYREG_GPIO_PRT1_PC
BAT_SENS_SW__PC2 EQU CYREG_GPIO_PRT1_PC2
BAT_SENS_SW__PORT EQU 1
BAT_SENS_SW__PS EQU CYREG_GPIO_PRT1_PS
BAT_SENS_SW__SHIFT EQU 6

; BME_MISO
BME_MISO__0__DR EQU CYREG_GPIO_PRT2_DR
BME_MISO__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_MISO__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_MISO__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BME_MISO__0__HSIOM_MASK EQU 0x000000F0
BME_MISO__0__HSIOM_SHIFT EQU 4
BME_MISO__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MISO__0__INTR EQU CYREG_GPIO_PRT2_INTR
BME_MISO__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MISO__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_MISO__0__MASK EQU 0x02
BME_MISO__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_MISO__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_MISO__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_MISO__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_MISO__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_MISO__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_MISO__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_MISO__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_MISO__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_MISO__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_MISO__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_MISO__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_MISO__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_MISO__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_MISO__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_MISO__0__PC EQU CYREG_GPIO_PRT2_PC
BME_MISO__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_MISO__0__PORT EQU 2
BME_MISO__0__PS EQU CYREG_GPIO_PRT2_PS
BME_MISO__0__SHIFT EQU 1
BME_MISO__DR EQU CYREG_GPIO_PRT2_DR
BME_MISO__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_MISO__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_MISO__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_MISO__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MISO__INTR EQU CYREG_GPIO_PRT2_INTR
BME_MISO__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MISO__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_MISO__MASK EQU 0x02
BME_MISO__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_MISO__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_MISO__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_MISO__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_MISO__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_MISO__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_MISO__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_MISO__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_MISO__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_MISO__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_MISO__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_MISO__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_MISO__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_MISO__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_MISO__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_MISO__PC EQU CYREG_GPIO_PRT2_PC
BME_MISO__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_MISO__PORT EQU 2
BME_MISO__PS EQU CYREG_GPIO_PRT2_PS
BME_MISO__SHIFT EQU 1

; BME_MOSI
BME_MOSI__0__DR EQU CYREG_GPIO_PRT2_DR
BME_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_MOSI__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_MOSI__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BME_MOSI__0__HSIOM_MASK EQU 0x0000000F
BME_MOSI__0__HSIOM_SHIFT EQU 0
BME_MOSI__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MOSI__0__INTR EQU CYREG_GPIO_PRT2_INTR
BME_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_MOSI__0__MASK EQU 0x01
BME_MOSI__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
BME_MOSI__0__OUT_SEL_SHIFT EQU 0
BME_MOSI__0__OUT_SEL_VAL EQU 3
BME_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_MOSI__0__PC EQU CYREG_GPIO_PRT2_PC
BME_MOSI__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_MOSI__0__PORT EQU 2
BME_MOSI__0__PS EQU CYREG_GPIO_PRT2_PS
BME_MOSI__0__SHIFT EQU 0
BME_MOSI__DR EQU CYREG_GPIO_PRT2_DR
BME_MOSI__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_MOSI__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_MOSI__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_MOSI__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MOSI__INTR EQU CYREG_GPIO_PRT2_INTR
BME_MOSI__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_MOSI__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_MOSI__MASK EQU 0x01
BME_MOSI__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_MOSI__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_MOSI__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_MOSI__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_MOSI__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_MOSI__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_MOSI__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_MOSI__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_MOSI__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_MOSI__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_MOSI__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_MOSI__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_MOSI__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_MOSI__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_MOSI__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_MOSI__PC EQU CYREG_GPIO_PRT2_PC
BME_MOSI__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_MOSI__PORT EQU 2
BME_MOSI__PS EQU CYREG_GPIO_PRT2_PS
BME_MOSI__SHIFT EQU 0

; BME_SCLK
BME_SCLK__0__DR EQU CYREG_GPIO_PRT2_DR
BME_SCLK__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_SCLK__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_SCLK__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BME_SCLK__0__HSIOM_MASK EQU 0x00000F00
BME_SCLK__0__HSIOM_SHIFT EQU 8
BME_SCLK__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SCLK__0__INTR EQU CYREG_GPIO_PRT2_INTR
BME_SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SCLK__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_SCLK__0__MASK EQU 0x04
BME_SCLK__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
BME_SCLK__0__OUT_SEL_SHIFT EQU 4
BME_SCLK__0__OUT_SEL_VAL EQU 2
BME_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_SCLK__0__PC EQU CYREG_GPIO_PRT2_PC
BME_SCLK__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_SCLK__0__PORT EQU 2
BME_SCLK__0__PS EQU CYREG_GPIO_PRT2_PS
BME_SCLK__0__SHIFT EQU 2
BME_SCLK__DR EQU CYREG_GPIO_PRT2_DR
BME_SCLK__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_SCLK__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_SCLK__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_SCLK__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SCLK__INTR EQU CYREG_GPIO_PRT2_INTR
BME_SCLK__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SCLK__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_SCLK__MASK EQU 0x04
BME_SCLK__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_SCLK__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_SCLK__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_SCLK__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_SCLK__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_SCLK__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_SCLK__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_SCLK__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_SCLK__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_SCLK__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_SCLK__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_SCLK__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_SCLK__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_SCLK__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_SCLK__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_SCLK__PC EQU CYREG_GPIO_PRT2_PC
BME_SCLK__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_SCLK__PORT EQU 2
BME_SCLK__PS EQU CYREG_GPIO_PRT2_PS
BME_SCLK__SHIFT EQU 2

; BME_SS
BME_SS__0__DR EQU CYREG_GPIO_PRT2_DR
BME_SS__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_SS__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_SS__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BME_SS__0__HSIOM_MASK EQU 0x0000F000
BME_SS__0__HSIOM_SHIFT EQU 12
BME_SS__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SS__0__INTR EQU CYREG_GPIO_PRT2_INTR
BME_SS__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SS__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_SS__0__MASK EQU 0x08
BME_SS__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
BME_SS__0__OUT_SEL_SHIFT EQU 6
BME_SS__0__OUT_SEL_VAL EQU 0
BME_SS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_SS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_SS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_SS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_SS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_SS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_SS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_SS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_SS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_SS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_SS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_SS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_SS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_SS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_SS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_SS__0__PC EQU CYREG_GPIO_PRT2_PC
BME_SS__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_SS__0__PORT EQU 2
BME_SS__0__PS EQU CYREG_GPIO_PRT2_PS
BME_SS__0__SHIFT EQU 3
BME_SS__DR EQU CYREG_GPIO_PRT2_DR
BME_SS__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BME_SS__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BME_SS__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BME_SS__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SS__INTR EQU CYREG_GPIO_PRT2_INTR
BME_SS__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BME_SS__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BME_SS__MASK EQU 0x08
BME_SS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BME_SS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BME_SS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BME_SS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BME_SS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BME_SS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BME_SS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BME_SS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BME_SS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BME_SS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BME_SS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BME_SS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BME_SS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BME_SS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BME_SS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BME_SS__PC EQU CYREG_GPIO_PRT2_PC
BME_SS__PC2 EQU CYREG_GPIO_PRT2_PC2
BME_SS__PORT EQU 2
BME_SS__PS EQU CYREG_GPIO_PRT2_PS
BME_SS__SHIFT EQU 3

; Clock
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL22
Clock__DIV_ID EQU 0x00000044
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock__PA_DIV_ID EQU 0x000000FF
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_1__DIV_ID EQU 0x00000046
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL6
Clock_1__PA_DIV_ID EQU 0x000000FF
Clock_C__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_C__DIV_ID EQU 0x00000045
Clock_C__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
Clock_C__PA_DIV_ID EQU 0x000000FF

; Counter
Counter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Counter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Counter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Counter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Counter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Counter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Counter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Counter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Counter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Counter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Counter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Counter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Counter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Counter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; EEPROM_PULLUP
EEPROM_PULLUP__0__DR EQU CYREG_GPIO_PRT0_DR
EEPROM_PULLUP__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EEPROM_PULLUP__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EEPROM_PULLUP__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EEPROM_PULLUP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
EEPROM_PULLUP__0__HSIOM_MASK EQU 0x0000000F
EEPROM_PULLUP__0__HSIOM_SHIFT EQU 0
EEPROM_PULLUP__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EEPROM_PULLUP__0__INTR EQU CYREG_GPIO_PRT0_INTR
EEPROM_PULLUP__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EEPROM_PULLUP__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EEPROM_PULLUP__0__MASK EQU 0x01
EEPROM_PULLUP__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
EEPROM_PULLUP__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
EEPROM_PULLUP__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
EEPROM_PULLUP__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
EEPROM_PULLUP__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
EEPROM_PULLUP__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
EEPROM_PULLUP__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
EEPROM_PULLUP__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
EEPROM_PULLUP__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
EEPROM_PULLUP__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
EEPROM_PULLUP__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
EEPROM_PULLUP__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
EEPROM_PULLUP__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
EEPROM_PULLUP__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
EEPROM_PULLUP__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
EEPROM_PULLUP__0__PC EQU CYREG_GPIO_PRT0_PC
EEPROM_PULLUP__0__PC2 EQU CYREG_GPIO_PRT0_PC2
EEPROM_PULLUP__0__PORT EQU 0
EEPROM_PULLUP__0__PS EQU CYREG_GPIO_PRT0_PS
EEPROM_PULLUP__0__SHIFT EQU 0
EEPROM_PULLUP__DR EQU CYREG_GPIO_PRT0_DR
EEPROM_PULLUP__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EEPROM_PULLUP__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EEPROM_PULLUP__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EEPROM_PULLUP__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EEPROM_PULLUP__INTR EQU CYREG_GPIO_PRT0_INTR
EEPROM_PULLUP__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EEPROM_PULLUP__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EEPROM_PULLUP__MASK EQU 0x01
EEPROM_PULLUP__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
EEPROM_PULLUP__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
EEPROM_PULLUP__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
EEPROM_PULLUP__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
EEPROM_PULLUP__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
EEPROM_PULLUP__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
EEPROM_PULLUP__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
EEPROM_PULLUP__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
EEPROM_PULLUP__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
EEPROM_PULLUP__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
EEPROM_PULLUP__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
EEPROM_PULLUP__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
EEPROM_PULLUP__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
EEPROM_PULLUP__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
EEPROM_PULLUP__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
EEPROM_PULLUP__PC EQU CYREG_GPIO_PRT0_PC
EEPROM_PULLUP__PC2 EQU CYREG_GPIO_PRT0_PC2
EEPROM_PULLUP__PORT EQU 0
EEPROM_PULLUP__PS EQU CYREG_GPIO_PRT0_PS
EEPROM_PULLUP__SHIFT EQU 0

; EEPROM_WC
EEPROM_WC__0__DR EQU CYREG_GPIO_PRT6_DR
EEPROM_WC__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
EEPROM_WC__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
EEPROM_WC__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
EEPROM_WC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
EEPROM_WC__0__HSIOM_MASK EQU 0x000F0000
EEPROM_WC__0__HSIOM_SHIFT EQU 16
EEPROM_WC__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
EEPROM_WC__0__INTR EQU CYREG_GPIO_PRT6_INTR
EEPROM_WC__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
EEPROM_WC__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
EEPROM_WC__0__MASK EQU 0x10
EEPROM_WC__0__PC EQU CYREG_GPIO_PRT6_PC
EEPROM_WC__0__PC2 EQU CYREG_GPIO_PRT6_PC2
EEPROM_WC__0__PORT EQU 6
EEPROM_WC__0__PS EQU CYREG_GPIO_PRT6_PS
EEPROM_WC__0__SHIFT EQU 4
EEPROM_WC__DR EQU CYREG_GPIO_PRT6_DR
EEPROM_WC__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
EEPROM_WC__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
EEPROM_WC__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
EEPROM_WC__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
EEPROM_WC__INTR EQU CYREG_GPIO_PRT6_INTR
EEPROM_WC__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
EEPROM_WC__INTSTAT EQU CYREG_GPIO_PRT6_INTR
EEPROM_WC__MASK EQU 0x10
EEPROM_WC__PC EQU CYREG_GPIO_PRT6_PC
EEPROM_WC__PC2 EQU CYREG_GPIO_PRT6_PC2
EEPROM_WC__PORT EQU 6
EEPROM_WC__PS EQU CYREG_GPIO_PRT6_PS
EEPROM_WC__SHIFT EQU 4

; I2C
I2C_SCB__CTRL EQU CYREG_SCB2_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB2_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB2_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB2_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
I2C_SCBCLK__DIV_ID EQU 0x00000041
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT6_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x00000F00
I2C_scl__0__HSIOM_SHIFT EQU 8
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT6_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
I2C_scl__0__MASK EQU 0x04
I2C_scl__0__PC EQU CYREG_GPIO_PRT6_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT6_PC2
I2C_scl__0__PORT EQU 6
I2C_scl__0__PS EQU CYREG_GPIO_PRT6_PS
I2C_scl__0__SHIFT EQU 2
I2C_scl__DR EQU CYREG_GPIO_PRT6_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT6_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT6_INTR
I2C_scl__MASK EQU 0x04
I2C_scl__PC EQU CYREG_GPIO_PRT6_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT6_PC2
I2C_scl__PORT EQU 6
I2C_scl__PS EQU CYREG_GPIO_PRT6_PS
I2C_scl__SHIFT EQU 2
I2C_sda__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_sda__0__PORT EQU 5
I2C_sda__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT5_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT5_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_sda__PORT EQU 5
I2C_sda__PS EQU CYREG_GPIO_PRT5_PS
I2C_sda__SHIFT EQU 1

; LED_1
LED_1__0__DR EQU CYREG_GPIO_PRT5_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED_1__0__HSIOM_MASK EQU 0x00000F00
LED_1__0__HSIOM_SHIFT EQU 8
LED_1__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_1__0__MASK EQU 0x04
LED_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_1__0__OUT_SEL_SHIFT EQU 4
LED_1__0__OUT_SEL_VAL EQU 2
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__0__PC EQU CYREG_GPIO_PRT5_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_1__0__PORT EQU 5
LED_1__0__PS EQU CYREG_GPIO_PRT5_PS
LED_1__0__SHIFT EQU 2
LED_1__DR EQU CYREG_GPIO_PRT5_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT5_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_1__MASK EQU 0x04
LED_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__PC EQU CYREG_GPIO_PRT5_PC
LED_1__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_1__PORT EQU 5
LED_1__PS EQU CYREG_GPIO_PRT5_PS
LED_1__SHIFT EQU 2

; LED_2
LED_2__0__DR EQU CYREG_GPIO_PRT5_DR
LED_2__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_2__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_2__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED_2__0__HSIOM_MASK EQU 0x0000F000
LED_2__0__HSIOM_SHIFT EQU 12
LED_2__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_2__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED_2__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_2__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_2__0__MASK EQU 0x08
LED_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_2__0__OUT_SEL_SHIFT EQU 6
LED_2__0__OUT_SEL_VAL EQU 3
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__0__PC EQU CYREG_GPIO_PRT5_PC
LED_2__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_2__0__PORT EQU 5
LED_2__0__PS EQU CYREG_GPIO_PRT5_PS
LED_2__0__SHIFT EQU 3
LED_2__DR EQU CYREG_GPIO_PRT5_DR
LED_2__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_2__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_2__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_2__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_2__INTR EQU CYREG_GPIO_PRT5_INTR
LED_2__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_2__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_2__MASK EQU 0x08
LED_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__PC EQU CYREG_GPIO_PRT5_PC
LED_2__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_2__PORT EQU 5
LED_2__PS EQU CYREG_GPIO_PRT5_PS
LED_2__SHIFT EQU 3

; LED_3
LED_3__0__DR EQU CYREG_GPIO_PRT5_DR
LED_3__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_3__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_3__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED_3__0__HSIOM_MASK EQU 0x00F00000
LED_3__0__HSIOM_SHIFT EQU 20
LED_3__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_3__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED_3__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_3__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_3__0__MASK EQU 0x20
LED_3__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_3__0__OUT_SEL_SHIFT EQU 10
LED_3__0__OUT_SEL_VAL EQU 1
LED_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__0__PC EQU CYREG_GPIO_PRT5_PC
LED_3__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_3__0__PORT EQU 5
LED_3__0__PS EQU CYREG_GPIO_PRT5_PS
LED_3__0__SHIFT EQU 5
LED_3__DR EQU CYREG_GPIO_PRT5_DR
LED_3__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_3__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_3__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_3__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_3__INTR EQU CYREG_GPIO_PRT5_INTR
LED_3__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_3__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_3__MASK EQU 0x20
LED_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__PC EQU CYREG_GPIO_PRT5_PC
LED_3__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_3__PORT EQU 5
LED_3__PS EQU CYREG_GPIO_PRT5_PS
LED_3__SHIFT EQU 5

; P1_GPIO1
P1_GPIO1__0__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P1_GPIO1__0__HSIOM_MASK EQU 0x0000F000
P1_GPIO1__0__HSIOM_SHIFT EQU 12
P1_GPIO1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO1__0__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO1__0__MASK EQU 0x08
P1_GPIO1__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO1__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO1__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO1__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO1__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO1__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO1__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO1__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO1__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO1__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO1__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO1__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO1__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO1__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO1__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO1__0__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO1__0__PORT EQU 4
P1_GPIO1__0__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO1__0__SHIFT EQU 3
P1_GPIO1__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO1__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO1__MASK EQU 0x08
P1_GPIO1__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO1__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO1__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO1__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO1__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO1__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO1__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO1__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO1__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO1__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO1__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO1__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO1__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO1__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO1__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO1__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO1__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO1__PORT EQU 4
P1_GPIO1__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO1__SHIFT EQU 3

; P1_GPIO2
P1_GPIO2__0__DR EQU CYREG_GPIO_PRT3_DR
P1_GPIO2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P1_GPIO2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P1_GPIO2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P1_GPIO2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P1_GPIO2__0__HSIOM_MASK EQU 0x0000000F
P1_GPIO2__0__HSIOM_SHIFT EQU 0
P1_GPIO2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_GPIO2__0__INTR EQU CYREG_GPIO_PRT3_INTR
P1_GPIO2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_GPIO2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P1_GPIO2__0__MASK EQU 0x01
P1_GPIO2__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P1_GPIO2__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P1_GPIO2__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P1_GPIO2__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P1_GPIO2__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P1_GPIO2__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P1_GPIO2__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P1_GPIO2__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P1_GPIO2__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P1_GPIO2__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P1_GPIO2__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P1_GPIO2__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P1_GPIO2__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P1_GPIO2__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P1_GPIO2__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P1_GPIO2__0__PC EQU CYREG_GPIO_PRT3_PC
P1_GPIO2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P1_GPIO2__0__PORT EQU 3
P1_GPIO2__0__PS EQU CYREG_GPIO_PRT3_PS
P1_GPIO2__0__SHIFT EQU 0
P1_GPIO2__DR EQU CYREG_GPIO_PRT3_DR
P1_GPIO2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P1_GPIO2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P1_GPIO2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P1_GPIO2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_GPIO2__INTR EQU CYREG_GPIO_PRT3_INTR
P1_GPIO2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_GPIO2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P1_GPIO2__MASK EQU 0x01
P1_GPIO2__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P1_GPIO2__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P1_GPIO2__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P1_GPIO2__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P1_GPIO2__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P1_GPIO2__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P1_GPIO2__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P1_GPIO2__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P1_GPIO2__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P1_GPIO2__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P1_GPIO2__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P1_GPIO2__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P1_GPIO2__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P1_GPIO2__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P1_GPIO2__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P1_GPIO2__PC EQU CYREG_GPIO_PRT3_PC
P1_GPIO2__PC2 EQU CYREG_GPIO_PRT3_PC2
P1_GPIO2__PORT EQU 3
P1_GPIO2__PS EQU CYREG_GPIO_PRT3_PS
P1_GPIO2__SHIFT EQU 0

; P1_GPIO3
P1_GPIO3__0__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P1_GPIO3__0__HSIOM_MASK EQU 0x0000000F
P1_GPIO3__0__HSIOM_SHIFT EQU 0
P1_GPIO3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO3__0__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO3__0__MASK EQU 0x01
P1_GPIO3__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO3__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO3__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO3__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO3__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO3__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO3__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO3__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO3__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO3__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO3__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO3__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO3__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO3__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO3__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO3__0__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO3__0__PORT EQU 4
P1_GPIO3__0__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO3__0__SHIFT EQU 0
P1_GPIO3__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO3__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO3__MASK EQU 0x01
P1_GPIO3__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO3__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO3__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO3__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO3__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO3__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO3__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO3__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO3__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO3__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO3__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO3__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO3__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO3__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO3__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO3__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO3__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO3__PORT EQU 4
P1_GPIO3__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO3__SHIFT EQU 0

; P1_GPIO4
P1_GPIO4__0__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P1_GPIO4__0__HSIOM_MASK EQU 0x00000F00
P1_GPIO4__0__HSIOM_SHIFT EQU 8
P1_GPIO4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO4__0__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO4__0__MASK EQU 0x04
P1_GPIO4__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO4__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO4__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO4__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO4__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO4__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO4__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO4__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO4__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO4__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO4__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO4__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO4__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO4__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO4__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO4__0__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO4__0__PORT EQU 4
P1_GPIO4__0__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO4__0__SHIFT EQU 2
P1_GPIO4__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO4__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO4__MASK EQU 0x04
P1_GPIO4__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO4__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO4__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO4__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO4__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO4__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO4__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO4__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO4__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO4__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO4__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO4__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO4__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO4__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO4__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO4__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO4__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO4__PORT EQU 4
P1_GPIO4__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO4__SHIFT EQU 2

; P1_GPIO5
P1_GPIO5__0__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO5__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO5__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO5__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P1_GPIO5__0__HSIOM_MASK EQU 0x000000F0
P1_GPIO5__0__HSIOM_SHIFT EQU 4
P1_GPIO5__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO5__0__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO5__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO5__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO5__0__MASK EQU 0x02
P1_GPIO5__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO5__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO5__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO5__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO5__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO5__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO5__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO5__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO5__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO5__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO5__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO5__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO5__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO5__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO5__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO5__0__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO5__0__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO5__0__PORT EQU 4
P1_GPIO5__0__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO5__0__SHIFT EQU 1
P1_GPIO5__DR EQU CYREG_GPIO_PRT4_DR
P1_GPIO5__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P1_GPIO5__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P1_GPIO5__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P1_GPIO5__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO5__INTR EQU CYREG_GPIO_PRT4_INTR
P1_GPIO5__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P1_GPIO5__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P1_GPIO5__MASK EQU 0x02
P1_GPIO5__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
P1_GPIO5__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
P1_GPIO5__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
P1_GPIO5__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
P1_GPIO5__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
P1_GPIO5__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
P1_GPIO5__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
P1_GPIO5__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
P1_GPIO5__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
P1_GPIO5__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
P1_GPIO5__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
P1_GPIO5__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
P1_GPIO5__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
P1_GPIO5__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
P1_GPIO5__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
P1_GPIO5__PC EQU CYREG_GPIO_PRT4_PC
P1_GPIO5__PC2 EQU CYREG_GPIO_PRT4_PC2
P1_GPIO5__PORT EQU 4
P1_GPIO5__PS EQU CYREG_GPIO_PRT4_PS
P1_GPIO5__SHIFT EQU 1

; P1_TxD
P1_TxD__0__DR EQU CYREG_GPIO_PRT3_DR
P1_TxD__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P1_TxD__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P1_TxD__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P1_TxD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P1_TxD__0__HSIOM_MASK EQU 0xF0000000
P1_TxD__0__HSIOM_SHIFT EQU 28
P1_TxD__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_TxD__0__INTR EQU CYREG_GPIO_PRT3_INTR
P1_TxD__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_TxD__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P1_TxD__0__MASK EQU 0x80
P1_TxD__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P1_TxD__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P1_TxD__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P1_TxD__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P1_TxD__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P1_TxD__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P1_TxD__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P1_TxD__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P1_TxD__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P1_TxD__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P1_TxD__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P1_TxD__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P1_TxD__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P1_TxD__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P1_TxD__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P1_TxD__0__PC EQU CYREG_GPIO_PRT3_PC
P1_TxD__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P1_TxD__0__PORT EQU 3
P1_TxD__0__PS EQU CYREG_GPIO_PRT3_PS
P1_TxD__0__SHIFT EQU 7
P1_TxD__DR EQU CYREG_GPIO_PRT3_DR
P1_TxD__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P1_TxD__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P1_TxD__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P1_TxD__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_TxD__INTR EQU CYREG_GPIO_PRT3_INTR
P1_TxD__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P1_TxD__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P1_TxD__MASK EQU 0x80
P1_TxD__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P1_TxD__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P1_TxD__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P1_TxD__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P1_TxD__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P1_TxD__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P1_TxD__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P1_TxD__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P1_TxD__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P1_TxD__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P1_TxD__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P1_TxD__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P1_TxD__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P1_TxD__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P1_TxD__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P1_TxD__PC EQU CYREG_GPIO_PRT3_PC
P1_TxD__PC2 EQU CYREG_GPIO_PRT3_PC2
P1_TxD__PORT EQU 3
P1_TxD__PS EQU CYREG_GPIO_PRT3_PS
P1_TxD__SHIFT EQU 7

; PRS
PRS_ClkSp_CtrlReg__0__MASK EQU 0x01
PRS_ClkSp_CtrlReg__0__POS EQU 0
PRS_ClkSp_CtrlReg__1__MASK EQU 0x02
PRS_ClkSp_CtrlReg__1__POS EQU 1
PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL5
PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL5
PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL5
PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL5
PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK5
PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK5
PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK5
PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK5
PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
PRS_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL5
PRS_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
PRS_ClkSp_CtrlReg__COUNT_REG EQU CYREG_UDB_W8_CTL5
PRS_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
PRS_ClkSp_CtrlReg__MASK EQU 0x03
PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
PRS_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK5
PRS_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A04
PRS_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A14
PRS_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D04
PRS_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D14
PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
PRS_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F04
PRS_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F14
PRS_sC16_PRSdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A04
PRS_sC16_PRSdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A14
PRS_sC16_PRSdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D04
PRS_sC16_PRSdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D14
PRS_sC16_PRSdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
PRS_sC16_PRSdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F04
PRS_sC16_PRSdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F14
PRS_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A4
PRS_sC16_PRSdp_u0__A0_REG EQU CYREG_UDB_W8_A04
PRS_sC16_PRSdp_u0__A1_REG EQU CYREG_UDB_W8_A14
PRS_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D4
PRS_sC16_PRSdp_u0__D0_REG EQU CYREG_UDB_W8_D04
PRS_sC16_PRSdp_u0__D1_REG EQU CYREG_UDB_W8_D14
PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
PRS_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F4
PRS_sC16_PRSdp_u0__F0_REG EQU CYREG_UDB_W8_F04
PRS_sC16_PRSdp_u0__F1_REG EQU CYREG_UDB_W8_F14
PRS_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A05
PRS_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A15
PRS_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D05
PRS_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D15
PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
PRS_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F05
PRS_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F15
PRS_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A5
PRS_sC16_PRSdp_u1__A0_REG EQU CYREG_UDB_W8_A05
PRS_sC16_PRSdp_u1__A1_REG EQU CYREG_UDB_W8_A15
PRS_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D5
PRS_sC16_PRSdp_u1__D0_REG EQU CYREG_UDB_W8_D05
PRS_sC16_PRSdp_u1__D1_REG EQU CYREG_UDB_W8_D15
PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
PRS_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F5
PRS_sC16_PRSdp_u1__F0_REG EQU CYREG_UDB_W8_F05
PRS_sC16_PRSdp_u1__F1_REG EQU CYREG_UDB_W8_F15
PRS_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
PRS_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5

; RAIN_SENSOR
RAIN_SENSOR__0__DR EQU CYREG_GPIO_PRT4_DR
RAIN_SENSOR__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RAIN_SENSOR__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RAIN_SENSOR__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RAIN_SENSOR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RAIN_SENSOR__0__HSIOM_MASK EQU 0x0F000000
RAIN_SENSOR__0__HSIOM_SHIFT EQU 24
RAIN_SENSOR__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RAIN_SENSOR__0__INTR EQU CYREG_GPIO_PRT4_INTR
RAIN_SENSOR__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RAIN_SENSOR__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RAIN_SENSOR__0__MASK EQU 0x40
RAIN_SENSOR__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
RAIN_SENSOR__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
RAIN_SENSOR__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
RAIN_SENSOR__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
RAIN_SENSOR__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
RAIN_SENSOR__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
RAIN_SENSOR__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
RAIN_SENSOR__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
RAIN_SENSOR__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
RAIN_SENSOR__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
RAIN_SENSOR__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
RAIN_SENSOR__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
RAIN_SENSOR__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
RAIN_SENSOR__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
RAIN_SENSOR__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
RAIN_SENSOR__0__PC EQU CYREG_GPIO_PRT4_PC
RAIN_SENSOR__0__PC2 EQU CYREG_GPIO_PRT4_PC2
RAIN_SENSOR__0__PORT EQU 4
RAIN_SENSOR__0__PS EQU CYREG_GPIO_PRT4_PS
RAIN_SENSOR__0__SHIFT EQU 6
RAIN_SENSOR__DR EQU CYREG_GPIO_PRT4_DR
RAIN_SENSOR__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RAIN_SENSOR__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RAIN_SENSOR__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RAIN_SENSOR__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RAIN_SENSOR__INTR EQU CYREG_GPIO_PRT4_INTR
RAIN_SENSOR__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RAIN_SENSOR__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RAIN_SENSOR__MASK EQU 0x40
RAIN_SENSOR__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
RAIN_SENSOR__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
RAIN_SENSOR__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
RAIN_SENSOR__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
RAIN_SENSOR__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
RAIN_SENSOR__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
RAIN_SENSOR__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
RAIN_SENSOR__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
RAIN_SENSOR__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
RAIN_SENSOR__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
RAIN_SENSOR__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
RAIN_SENSOR__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
RAIN_SENSOR__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
RAIN_SENSOR__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
RAIN_SENSOR__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
RAIN_SENSOR__PC EQU CYREG_GPIO_PRT4_PC
RAIN_SENSOR__PC2 EQU CYREG_GPIO_PRT4_PC2
RAIN_SENSOR__PORT EQU 4
RAIN_SENSOR__PS EQU CYREG_GPIO_PRT4_PS
RAIN_SENSOR__SHIFT EQU 6

; RFM69HW_DIO0
RFM69HW_DIO0__0__DR EQU CYREG_GPIO_PRT1_DR
RFM69HW_DIO0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RFM69HW_DIO0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RFM69HW_DIO0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RFM69HW_DIO0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RFM69HW_DIO0__0__HSIOM_MASK EQU 0x00F00000
RFM69HW_DIO0__0__HSIOM_SHIFT EQU 20
RFM69HW_DIO0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_DIO0__0__INTR EQU CYREG_GPIO_PRT1_INTR
RFM69HW_DIO0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_DIO0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RFM69HW_DIO0__0__MASK EQU 0x20
RFM69HW_DIO0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RFM69HW_DIO0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RFM69HW_DIO0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RFM69HW_DIO0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RFM69HW_DIO0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RFM69HW_DIO0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RFM69HW_DIO0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RFM69HW_DIO0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RFM69HW_DIO0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RFM69HW_DIO0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RFM69HW_DIO0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RFM69HW_DIO0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RFM69HW_DIO0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RFM69HW_DIO0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RFM69HW_DIO0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RFM69HW_DIO0__0__PC EQU CYREG_GPIO_PRT1_PC
RFM69HW_DIO0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RFM69HW_DIO0__0__PORT EQU 1
RFM69HW_DIO0__0__PS EQU CYREG_GPIO_PRT1_PS
RFM69HW_DIO0__0__SHIFT EQU 5
RFM69HW_DIO0__DR EQU CYREG_GPIO_PRT1_DR
RFM69HW_DIO0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RFM69HW_DIO0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RFM69HW_DIO0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RFM69HW_DIO0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_DIO0__INTR EQU CYREG_GPIO_PRT1_INTR
RFM69HW_DIO0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_DIO0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RFM69HW_DIO0__MASK EQU 0x20
RFM69HW_DIO0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RFM69HW_DIO0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RFM69HW_DIO0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RFM69HW_DIO0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RFM69HW_DIO0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RFM69HW_DIO0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RFM69HW_DIO0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RFM69HW_DIO0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RFM69HW_DIO0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RFM69HW_DIO0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RFM69HW_DIO0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RFM69HW_DIO0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RFM69HW_DIO0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RFM69HW_DIO0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RFM69HW_DIO0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RFM69HW_DIO0__PC EQU CYREG_GPIO_PRT1_PC
RFM69HW_DIO0__PC2 EQU CYREG_GPIO_PRT1_PC2
RFM69HW_DIO0__PORT EQU 1
RFM69HW_DIO0__PS EQU CYREG_GPIO_PRT1_PS
RFM69HW_DIO0__SHIFT EQU 5

; RFM69HW_RESET
RFM69HW_RESET__0__DR EQU CYREG_GPIO_PRT1_DR
RFM69HW_RESET__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RFM69HW_RESET__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RFM69HW_RESET__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RFM69HW_RESET__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RFM69HW_RESET__0__HSIOM_MASK EQU 0x000F0000
RFM69HW_RESET__0__HSIOM_SHIFT EQU 16
RFM69HW_RESET__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_RESET__0__INTR EQU CYREG_GPIO_PRT1_INTR
RFM69HW_RESET__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_RESET__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RFM69HW_RESET__0__MASK EQU 0x10
RFM69HW_RESET__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RFM69HW_RESET__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RFM69HW_RESET__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RFM69HW_RESET__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RFM69HW_RESET__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RFM69HW_RESET__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RFM69HW_RESET__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RFM69HW_RESET__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RFM69HW_RESET__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RFM69HW_RESET__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RFM69HW_RESET__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RFM69HW_RESET__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RFM69HW_RESET__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RFM69HW_RESET__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RFM69HW_RESET__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RFM69HW_RESET__0__PC EQU CYREG_GPIO_PRT1_PC
RFM69HW_RESET__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RFM69HW_RESET__0__PORT EQU 1
RFM69HW_RESET__0__PS EQU CYREG_GPIO_PRT1_PS
RFM69HW_RESET__0__SHIFT EQU 4
RFM69HW_RESET__DR EQU CYREG_GPIO_PRT1_DR
RFM69HW_RESET__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RFM69HW_RESET__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RFM69HW_RESET__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RFM69HW_RESET__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_RESET__INTR EQU CYREG_GPIO_PRT1_INTR
RFM69HW_RESET__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RFM69HW_RESET__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RFM69HW_RESET__MASK EQU 0x10
RFM69HW_RESET__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RFM69HW_RESET__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RFM69HW_RESET__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RFM69HW_RESET__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RFM69HW_RESET__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RFM69HW_RESET__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RFM69HW_RESET__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RFM69HW_RESET__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RFM69HW_RESET__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RFM69HW_RESET__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RFM69HW_RESET__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RFM69HW_RESET__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RFM69HW_RESET__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RFM69HW_RESET__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RFM69HW_RESET__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RFM69HW_RESET__PC EQU CYREG_GPIO_PRT1_PC
RFM69HW_RESET__PC2 EQU CYREG_GPIO_PRT1_PC2
RFM69HW_RESET__PORT EQU 1
RFM69HW_RESET__PS EQU CYREG_GPIO_PRT1_PS
RFM69HW_RESET__SHIFT EQU 4

; R_SENS_P
R_SENS_P__0__DR EQU CYREG_GPIO_PRT5_DR
R_SENS_P__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
R_SENS_P__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
R_SENS_P__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
R_SENS_P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
R_SENS_P__0__HSIOM_MASK EQU 0x0000000F
R_SENS_P__0__HSIOM_SHIFT EQU 0
R_SENS_P__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
R_SENS_P__0__INTR EQU CYREG_GPIO_PRT5_INTR
R_SENS_P__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
R_SENS_P__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
R_SENS_P__0__MASK EQU 0x01
R_SENS_P__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
R_SENS_P__0__OUT_SEL_SHIFT EQU 0
R_SENS_P__0__OUT_SEL_VAL EQU 1
R_SENS_P__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
R_SENS_P__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
R_SENS_P__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
R_SENS_P__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
R_SENS_P__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
R_SENS_P__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
R_SENS_P__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
R_SENS_P__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
R_SENS_P__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
R_SENS_P__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
R_SENS_P__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
R_SENS_P__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
R_SENS_P__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
R_SENS_P__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
R_SENS_P__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
R_SENS_P__0__PC EQU CYREG_GPIO_PRT5_PC
R_SENS_P__0__PC2 EQU CYREG_GPIO_PRT5_PC2
R_SENS_P__0__PORT EQU 5
R_SENS_P__0__PS EQU CYREG_GPIO_PRT5_PS
R_SENS_P__0__SHIFT EQU 0
R_SENS_P__DR EQU CYREG_GPIO_PRT5_DR
R_SENS_P__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
R_SENS_P__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
R_SENS_P__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
R_SENS_P__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
R_SENS_P__INTR EQU CYREG_GPIO_PRT5_INTR
R_SENS_P__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
R_SENS_P__INTSTAT EQU CYREG_GPIO_PRT5_INTR
R_SENS_P__MASK EQU 0x01
R_SENS_P__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
R_SENS_P__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
R_SENS_P__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
R_SENS_P__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
R_SENS_P__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
R_SENS_P__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
R_SENS_P__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
R_SENS_P__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
R_SENS_P__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
R_SENS_P__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
R_SENS_P__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
R_SENS_P__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
R_SENS_P__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
R_SENS_P__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
R_SENS_P__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
R_SENS_P__PC EQU CYREG_GPIO_PRT5_PC
R_SENS_P__PC2 EQU CYREG_GPIO_PRT5_PC2
R_SENS_P__PORT EQU 5
R_SENS_P__PS EQU CYREG_GPIO_PRT5_PS
R_SENS_P__SHIFT EQU 0

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL3
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL3
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL3
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL3
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK3
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK3
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK3
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK3
SPIM_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
SPIM_BSPIM_BitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL3
SPIM_BSPIM_BitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL3
SPIM_BSPIM_BitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK3
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL3
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL3
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST3
SPIM_BSPIM_BitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK3
SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST3
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST3
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPIM_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK2
SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST2
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST2
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A03
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A13
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D03
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D13
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F03
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F13
SPIM_BSPIM_sR8_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A03
SPIM_BSPIM_sR8_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A13
SPIM_BSPIM_sR8_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D03
SPIM_BSPIM_sR8_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D13
SPIM_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
SPIM_BSPIM_sR8_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F03
SPIM_BSPIM_sR8_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F13
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A03
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A13
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D03
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D13
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F03
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F13
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST4
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK4
SPIM_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
SPIM_BSPIM_TxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST4
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK4
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST4

; SPIM_RxInternalInterrupt
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_RxInternalInterrupt__INTC_PRIOR_MASK EQU 0xC0
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 3
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPIM_TxInternalInterrupt
SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIM_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_TxInternalInterrupt__INTC_PRIOR_MASK EQU 0xC000
SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 3
SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPI_RFM69HW
SPI_RFM69HW_miso_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_miso_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_miso_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_RFM69HW_miso_m__0__HSIOM_GPIO EQU 0
SPI_RFM69HW_miso_m__0__HSIOM_I2C EQU 14
SPI_RFM69HW_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_RFM69HW_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_RFM69HW_miso_m__0__HSIOM_SHIFT EQU 4
SPI_RFM69HW_miso_m__0__HSIOM_SPI EQU 15
SPI_RFM69HW_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_RFM69HW_miso_m__0__HSIOM_UART EQU 9
SPI_RFM69HW_miso_m__0__HSIOM_UART_TX EQU 9
SPI_RFM69HW_miso_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_miso_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_miso_m__0__MASK EQU 0x02
SPI_RFM69HW_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_miso_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_miso_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_miso_m__0__PORT EQU 1
SPI_RFM69HW_miso_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_miso_m__0__SHIFT EQU 1
SPI_RFM69HW_miso_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_miso_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_miso_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_miso_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_miso_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_miso_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_miso_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_miso_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_miso_m__MASK EQU 0x02
SPI_RFM69HW_miso_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_miso_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_miso_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_miso_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_miso_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_miso_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_miso_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_miso_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_miso_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_miso_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_miso_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_miso_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_miso_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_miso_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_miso_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_miso_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_miso_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_miso_m__PORT EQU 1
SPI_RFM69HW_miso_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_miso_m__SHIFT EQU 1
SPI_RFM69HW_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_RFM69HW_mosi_m__0__HSIOM_GPIO EQU 0
SPI_RFM69HW_mosi_m__0__HSIOM_I2C EQU 14
SPI_RFM69HW_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_RFM69HW_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_RFM69HW_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_RFM69HW_mosi_m__0__HSIOM_SPI EQU 15
SPI_RFM69HW_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_RFM69HW_mosi_m__0__HSIOM_UART EQU 9
SPI_RFM69HW_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_RFM69HW_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_mosi_m__0__MASK EQU 0x01
SPI_RFM69HW_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPI_RFM69HW_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_RFM69HW_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_mosi_m__0__PORT EQU 1
SPI_RFM69HW_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_mosi_m__0__SHIFT EQU 0
SPI_RFM69HW_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_mosi_m__MASK EQU 0x01
SPI_RFM69HW_mosi_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_mosi_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_mosi_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_mosi_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_mosi_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_mosi_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_mosi_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_mosi_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_mosi_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_mosi_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_mosi_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_mosi_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_mosi_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_mosi_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_mosi_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_mosi_m__PORT EQU 1
SPI_RFM69HW_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_mosi_m__SHIFT EQU 0
SPI_RFM69HW_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_RFM69HW_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_RFM69HW_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_RFM69HW_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_RFM69HW_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_RFM69HW_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_RFM69HW_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_RFM69HW_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_RFM69HW_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_RFM69HW_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_RFM69HW_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_RFM69HW_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_RFM69HW_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_RFM69HW_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_RFM69HW_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_RFM69HW_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_RFM69HW_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_RFM69HW_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_RFM69HW_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_RFM69HW_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_RFM69HW_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_RFM69HW_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_RFM69HW_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_RFM69HW_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_RFM69HW_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_RFM69HW_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_RFM69HW_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_RFM69HW_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_RFM69HW_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_RFM69HW_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_RFM69HW_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_RFM69HW_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_RFM69HW_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_RFM69HW_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_RFM69HW_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_RFM69HW_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_RFM69HW_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_RFM69HW_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_RFM69HW_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_RFM69HW_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_RFM69HW_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_RFM69HW_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_RFM69HW_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_RFM69HW_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_RFM69HW_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_RFM69HW_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_RFM69HW_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_RFM69HW_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_RFM69HW_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_RFM69HW_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_RFM69HW_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_RFM69HW_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_RFM69HW_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_RFM69HW_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_RFM69HW_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_RFM69HW_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_RFM69HW_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_RFM69HW_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_RFM69HW_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_RFM69HW_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_RFM69HW_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_RFM69HW_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_RFM69HW_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_RFM69HW_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_RFM69HW_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_RFM69HW_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_RFM69HW_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_RFM69HW_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_RFM69HW_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_RFM69HW_SCB__SS0_POSISTION EQU 0
SPI_RFM69HW_SCB__SS1_POSISTION EQU 1
SPI_RFM69HW_SCB__SS2_POSISTION EQU 2
SPI_RFM69HW_SCB__SS3_POSISTION EQU 3
SPI_RFM69HW_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_RFM69HW_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_RFM69HW_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_RFM69HW_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_RFM69HW_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_RFM69HW_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_RFM69HW_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_RFM69HW_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_RFM69HW_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_RFM69HW_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_RFM69HW_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPI_RFM69HW_SCBCLK__DIV_ID EQU 0x00000040
SPI_RFM69HW_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_RFM69HW_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_RFM69HW_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_RFM69HW_sclk_m__0__HSIOM_GPIO EQU 0
SPI_RFM69HW_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_RFM69HW_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_RFM69HW_sclk_m__0__HSIOM_SPI EQU 15
SPI_RFM69HW_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_RFM69HW_sclk_m__0__HSIOM_UART EQU 9
SPI_RFM69HW_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_RFM69HW_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_sclk_m__0__MASK EQU 0x04
SPI_RFM69HW_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_sclk_m__0__OUT_SEL_SHIFT EQU 4
SPI_RFM69HW_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_RFM69HW_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_sclk_m__0__PORT EQU 1
SPI_RFM69HW_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_sclk_m__0__SHIFT EQU 2
SPI_RFM69HW_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_sclk_m__MASK EQU 0x04
SPI_RFM69HW_sclk_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_sclk_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_sclk_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_sclk_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_sclk_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_sclk_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_sclk_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_sclk_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_sclk_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_sclk_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_sclk_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_sclk_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_sclk_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_sclk_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_sclk_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_sclk_m__PORT EQU 1
SPI_RFM69HW_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_sclk_m__SHIFT EQU 2
SPI_RFM69HW_ss0_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_RFM69HW_ss0_m__0__HSIOM_GPIO EQU 0
SPI_RFM69HW_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_RFM69HW_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_RFM69HW_ss0_m__0__HSIOM_SPI EQU 15
SPI_RFM69HW_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_RFM69HW_ss0_m__0__HSIOM_UART EQU 9
SPI_RFM69HW_ss0_m__0__HSIOM_UART_RTS EQU 9
SPI_RFM69HW_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_ss0_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_ss0_m__0__MASK EQU 0x08
SPI_RFM69HW_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_ss0_m__0__OUT_SEL_SHIFT EQU 6
SPI_RFM69HW_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_RFM69HW_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_ss0_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_ss0_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_ss0_m__0__PORT EQU 1
SPI_RFM69HW_ss0_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_ss0_m__0__SHIFT EQU 3
SPI_RFM69HW_ss0_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_RFM69HW_ss0_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_RFM69HW_ss0_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_RFM69HW_ss0_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_RFM69HW_ss0_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_ss0_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_RFM69HW_ss0_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_RFM69HW_ss0_m__MASK EQU 0x08
SPI_RFM69HW_ss0_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_RFM69HW_ss0_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_RFM69HW_ss0_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_RFM69HW_ss0_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_RFM69HW_ss0_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_RFM69HW_ss0_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_RFM69HW_ss0_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_RFM69HW_ss0_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_RFM69HW_ss0_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_RFM69HW_ss0_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_RFM69HW_ss0_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_RFM69HW_ss0_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_RFM69HW_ss0_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_RFM69HW_ss0_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_RFM69HW_ss0_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_RFM69HW_ss0_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_RFM69HW_ss0_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_RFM69HW_ss0_m__PORT EQU 1
SPI_RFM69HW_ss0_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_RFM69HW_ss0_m__SHIFT EQU 3

; TIMER0_ISR
TIMER0_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TIMER0_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TIMER0_ISR__INTC_MASK EQU 0x100000
TIMER0_ISR__INTC_NUMBER EQU 20
TIMER0_ISR__INTC_PRIOR_MASK EQU 0xC0
TIMER0_ISR__INTC_PRIOR_NUM EQU 3
TIMER0_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
TIMER0_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TIMER0_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; TIMER1
TIMER1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
TIMER1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
TIMER1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
TIMER1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
TIMER1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
TIMER1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
TIMER1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
TIMER1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
TIMER1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
TIMER1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
TIMER1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
TIMER1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
TIMER1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
TIMER1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
TIMER1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; UART
UART_rx__0__DR EQU CYREG_GPIO_PRT6_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT6_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT6_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_rx__0__PORT EQU 6
UART_rx__0__PS EQU CYREG_GPIO_PRT6_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT6_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT6_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT6_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_rx__PORT EQU 6
UART_rx__PS EQU CYREG_GPIO_PRT6_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT6_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT6_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT6_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_tx__0__PORT EQU 6
UART_tx__0__PS EQU CYREG_GPIO_PRT6_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT6_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT6_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT6_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_tx__PORT EQU 6
UART_tx__PS EQU CYREG_GPIO_PRT6_PS
UART_tx__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x100811A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_RTC_SOURCE_DIV EQU 32768
CYDEV_RTC_SOURCE_WDT EQU 2
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT2_DIV EQU 32768
CydwClock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL20
CydwClock_1__DIV_ID EQU 0x000000C0
CydwClock_1__DIV_REGISTER EQU CYREG_PERI_DIV_24_5_CTL
CydwClock_1__FRAC_MASK EQU 0x000000F8
CydwClock_1__PA_DIV_ID EQU 0x000000FF
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
