Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 13 18:09:45 2025
| Host         : 25STC155L02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file morse_code_control_sets_placed.rpt
| Design       : morse_code
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              90 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+---------------------+------------------+----------------+--------------+
|  U1/CLK        |                                                 |                     |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | db_inst/digit0                                  |                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | db_inst/FSM_sequential_morse_enable_reg[0]_0[0] | db_inst/SR[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | db_inst/E[0]                                    | db_inst/SR[0]       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                 | db_inst/SR[0]       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                 | db_inst/clean1      |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                 | db_inst/clean10_out |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                 | db_inst/clean16_out |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                 | db_inst/clean13_out |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                 |                     |               19 |             46 |         2.42 |
+----------------+-------------------------------------------------+---------------------+------------------+----------------+--------------+


