
---------- Begin Simulation Statistics ----------
final_tick                               969769634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 414272                       # Simulator instruction rate (inst/s)
host_mem_usage                               16970380                       # Number of bytes of host memory used
host_op_rate                                   428954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4462.44                       # Real time elapsed on the host
host_tick_rate                              217318458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1848663362                       # Number of instructions simulated
sim_ops                                    1914179944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.969770                       # Number of seconds simulated
sim_ticks                                969769634000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 660025043                       # number of cc regfile reads
system.cpu.cc_regfile_writes                660534454                       # number of cc regfile writes
system.cpu.committedInsts                  1848663362                       # Number of Instructions Simulated
system.cpu.committedOps                    1914179944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.524579                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.524579                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           34470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4318503                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                263379727                       # Number of branches executed
system.cpu.iew.exec_nop                       2571689                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.116020                       # Inst execution rate
system.cpu.iew.exec_refs                    968211392                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  204026121                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                32949977                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             777711148                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                838                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            145882                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            216123710                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2110581191                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             764185271                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6336257                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2052052343                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 380179                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              43072601                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4308405                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              43519510                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents         105587                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1392234                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2926269                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2112047035                       # num instructions consuming a value
system.cpu.iew.wb_count                    2038161640                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.718141                       # average fanout of values written-back
system.cpu.iew.wb_producers                1516748047                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.101697                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2040412208                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2308807846                       # number of integer regfile reads
system.cpu.int_regfile_writes              1609504514                       # number of integer regfile writes
system.cpu.ipc                               1.906291                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.906291                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               191      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1063307741     51.66%     51.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             22132997      1.08%     52.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2508      0.00%     52.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                9313      0.00%     52.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                9788      0.00%     52.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               24023      0.00%     52.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              23962      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 109      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32291      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  252      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1597      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  419      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8236      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 321      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            767089553     37.27%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           205745293     10.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2058388600                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    49070809                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023839                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5753043     11.72%     11.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3089      0.01%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    77      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   52      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     11      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               36984945     75.37%     87.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6329590     12.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             2107286385                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         5135528991                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   2037991112                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        2301747951                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2108008660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2058388600                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 842                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       193829557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            291330                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            390                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    108213605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     969735166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.122630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.968930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           294766782     30.40%     30.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           148652781     15.33%     45.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           137329715     14.16%     59.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           134764570     13.90%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           122796149     12.66%     86.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            73406494      7.57%     94.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            39180514      4.04%     98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            13222759      1.36%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5615402      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       969735166                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.122554                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 172833                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             345514                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       170528                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            194289                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads         258808193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         45995214                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            777711148                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           216123710                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              4414951976                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  68775                       # number of misc regfile writes
system.cpu.numCycles                        969769636                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   136476                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  125929                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1763409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3535132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23909805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47820367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               285334203                       # Number of BP lookups
system.cpu.branchPred.condPredicted         234593822                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4218745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            180140185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               180121023                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989363                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                19979471                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2292364                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2269852                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            22512                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          281                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       194165318                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             452                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4217568                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    942641040                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.033288                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.962475                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       452839118     48.04%     48.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       210924669     22.38%     70.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        38067790      4.04%     74.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        22655340      2.40%     76.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        22276102      2.36%     79.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        17670827      1.87%     81.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        10831513      1.15%     82.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        19818277      2.10%     84.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       147557404     15.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    942641040                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1851144479                       # Number of instructions committed
system.cpu.commit.opsCommitted             1916661061                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   899265037                       # Number of memory references committed
system.cpu.commit.loads                     712912497                       # Number of loads committed
system.cpu.commit.amos                             82                       # Number of atomic instructions committed
system.cpu.commit.membars                          87                       # Number of memory barriers committed
system.cpu.commit.branches                  249057423                       # Number of branches committed
system.cpu.commit.vector                       155697                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1699958033                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              16985687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    996299104     51.98%     51.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult     20993240      1.10%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2217      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         9124      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp         8067      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt        22346      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult        22397      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           95      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc        30287      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          220      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         1548      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          376      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         6531      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          286      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    712912497     37.20%     90.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    186352540      9.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   1916661061                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     147557404                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    613882883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        613882883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    613882883                       # number of overall hits
system.cpu.dcache.overall_hits::total       613882883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     47574817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       47574817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     47574817                       # number of overall misses
system.cpu.dcache.overall_misses::total      47574817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1418581764929                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1418581764929                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1418581764929                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1418581764929                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    661457700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    661457700                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    661457700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    661457700                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.071924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.071924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29817.913223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29817.913223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29817.913223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29817.913223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19263778                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2071195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.300804                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21686714                       # number of writebacks
system.cpu.dcache.writebacks::total          21686714                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     23664974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23664974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     23664974                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23664974                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     23909843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     23909843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     23909843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     23909843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 693810380998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 693810380998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 693810380998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 693810380998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29017.772346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29017.772346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29017.772346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29017.772346                       # average overall mshr miss latency
system.cpu.dcache.replacements               23909587                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    428999608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       428999608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     46105625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      46105625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 1363619038000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1363619038000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    475105233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    475105233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.097043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29575.979894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29575.979894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     22978721                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22978721                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     23126904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     23126904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 670093112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 670093112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28974.613809                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28974.613809                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    184883275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      184883275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1469192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1469192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54962726929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54962726929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186352467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    186352467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37410.173026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37410.173026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       686253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       686253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       782939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23717268998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23717268998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30292.614109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30292.614109                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        97000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        97000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047619                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047619                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        95000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        95000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        95000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           81                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              81                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       123000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       123000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           82                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           82                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.012195                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.012195                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data       123000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total       123000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       121000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       121000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.012195                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.012195                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data       121000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total       121000                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.954786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           637792833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          23909843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.674907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            238000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.954786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5315572299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5315572299                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                144427565                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             475348129                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 289145139                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              56505928                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4308405                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            174886056                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1210                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2148902529                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  4969                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          259180137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     2126160930                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   285334203                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          202370346                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     706245413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 8619164                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 256533117                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1385659                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          969735166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.279959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.999050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                533653089     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 37546647      3.87%     58.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 40520131      4.18%     63.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 52074158      5.37%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 80633567      8.32%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 20999489      2.17%     78.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 45789725      4.72%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 34269564      3.53%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                124248796     12.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            969735166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.294229                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.192439                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    256532114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        256532114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    256532114                       # number of overall hits
system.cpu.icache.overall_hits::total       256532114                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1002                       # number of overall misses
system.cpu.icache.overall_misses::total          1002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100841999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100841999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100841999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100841999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    256533116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    256533116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    256533116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    256533116                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100640.717565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100640.717565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100640.717565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100640.717565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          447                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          721                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          721                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          721                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          721                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     77287999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77287999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     77287999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77287999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107195.560333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107195.560333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107195.560333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107195.560333                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    256532114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       256532114                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100841999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100841999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    256533116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    256533116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100640.717565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100640.717565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          721                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          721                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     77287999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77287999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107195.560333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107195.560333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.804520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           256532835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          355801.435506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.804520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.718368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.718368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2052265649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2052265649                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                   281225447                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                64798651                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               248226                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              105587                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               29771170                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              8134285                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  38209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 969769634000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4308405                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                171829281                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                79961946                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         242938                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 317704009                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             395688587                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2129871212                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11681                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               20483770                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents              370821766                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4006459                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands          2358942715                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  3092300811                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2403794631                       # Number of integer rename lookups
system.cpu.rename.vecLookups                   141258                       # Number of vector rename lookups
system.cpu.rename.committedMaps            2146371531                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                212571184                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    9749                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 490                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 299924941                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2905894779                       # The number of ROB reads
system.cpu.rob.writes                      4248897468                       # The number of ROB writes
system.cpu.thread_0.numInsts               1848663362                       # Number of Instructions committed
system.cpu.thread_0.numOps                 1914179944                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             22767626                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22767637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data            22767626                       # number of overall hits
system.l2.overall_hits::total                22767637                       # number of overall hits
system.l2.demand_misses::.cpu.inst                710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1142216                       # number of demand (read+write) misses
system.l2.demand_misses::total                1142926                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               710                       # number of overall misses
system.l2.overall_misses::.cpu.data           1142216                       # number of overall misses
system.l2.overall_misses::total               1142926                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 119277247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119352039000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 119277247000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119352039000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              721                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         23909842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23910563                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             721                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        23909842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23910563                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.047772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.047772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105340.845070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104426.174209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104426.742414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105340.845070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104426.174209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104426.742414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     16792                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              116239                       # number of writebacks
system.l2.writebacks::total                    116239                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 126                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                126                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1142090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1142800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1142090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       628997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1771797                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60592000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  96415348000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  96475940000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60592000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  96415348000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  44879504444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141355444444                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.047767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.047767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074101                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85340.845070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84420.096490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84420.668533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85340.845070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84420.096490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71350.903810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79780.835188                       # average overall mshr miss latency
system.l2.replacements                        1764018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21686714                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21686714                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21686714                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21686714                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       628997                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         628997                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  44879504444                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  44879504444                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71350.903810                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71350.903810                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       100000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       100000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        50000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        50000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        30000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        30000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            730231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                730231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           52706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5799918000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5799918000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        782937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            782937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110042.841422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110042.841422                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          115                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              115                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        52591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4728436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4728436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89909.604305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89909.604305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105340.845070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105340.845070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85340.845070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85340.845070                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      22037395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22037395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1089510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1089510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 113477329000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 113477329000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     23126905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23126905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.047110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104154.463015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104154.463015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1089499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1089499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  91686912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  91686912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.047110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84155.113497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84155.113497                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  637667                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              637667                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 23421                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7622.835695                       # Cycle average of tags in use
system.l2.tags.total_refs                    48448939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1772210                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.338148                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.712771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.661493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4818.894157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2755.567275                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.588244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.336373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.930522                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 766896738                       # Number of tag accesses
system.l2.tags.data_accesses                766896738                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    232466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2281559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1257346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017589251932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12573                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12573                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5619727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             220119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1771796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116239                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3543592                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   232478                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3267                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3543592                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               232478                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1116352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1119254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  185209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  184965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  159363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  159383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  155965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  285675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  152423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     280.603754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.667142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1777.075493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12274     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          149      1.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           16      0.13%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.02%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.01%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            3      0.02%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335           26      0.21%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359           34      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            2      0.02%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           16      0.13%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           26      0.21%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           18      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12573                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.487473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.379368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.167928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1344     10.69%     10.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.68%     11.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9230     73.41%     84.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      0.53%     85.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              755      6.00%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.11%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              293      2.33%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.06%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              148      1.18%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              562      4.47%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               40      0.32%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               13      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               10      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12573                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  209088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               226789888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14878592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    233.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  969769458000                       # Total gap between requests
system.mem_ctrls.avgGap                     513639.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        90880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    146019776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     80470144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     14876352                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 93712.977612165560                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 150571610.906925946474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 82978617.992074593902                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15340088.489510282874                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1420                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2284180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      1257992                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       232478                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45271292                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  69412813334                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  45555935122                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 18855631143638                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31881.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30388.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     36213.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  81107163.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        90880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    146187520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     80511488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     226789888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        90880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        90880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     14878592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     14878592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          710                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1142090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       628996                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1771796                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       116239                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        116239                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        93713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    150744584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     83021251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        233859548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        93713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        93713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     15342398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        15342398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     15342398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        93713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    150744584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     83021251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       249201946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              3540325                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              232443                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       222520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       223657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       229865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       223604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       226727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       217286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       219678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       221816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       223841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       220113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       223991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       197567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       208515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       221869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       225411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       233865                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        14480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        14640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        14684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        14836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        21504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        14029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        14970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15150                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             55387866098                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           13283299400                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       115014019748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15644.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32486.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3157210                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             181375                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       434171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   556.125803                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   394.376000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   390.494758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5276      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       131306     30.24%     31.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        50651     11.67%     43.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        31438      7.24%     50.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20411      4.70%     55.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        17584      4.05%     59.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10939      2.52%     61.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        15026      3.46%     65.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       151540     34.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       434171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             226580800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           14876352                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              233.643942                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               15.340088                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2283447269.377406                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1127054950.560563                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   11815085114.782818                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  549696755.328002                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 80278266823.266754                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 175109226090.056732                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 283326777440.554565                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  554489554443.640625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   571.774507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 635290862403                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  32379880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 302098891597                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    2290938092.353387                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1130752343.952568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   11616655026.814859                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  632906285.087985                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 80278266823.266754                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 174725619854.122437                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 283649355411.687012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  554324493836.985840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   571.604301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 636007208013                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  32379880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 301382545987                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1719205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       116239                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1647094                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52591                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1719205                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5306928                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5306928                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    241668480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               241668480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1771799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1771799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1771799                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          4465681035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16386260011                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          23127626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21802953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3870652                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1096457                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           782937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          782937                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           721                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23126905                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1656                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     71729277                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              71730933                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       119680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   5836359168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             5836478848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2860475                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14878592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26771041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26770054    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    987      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26771041                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 969769634000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       134568079000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3605999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      119549213000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
