<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>signal_acq</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./signal_acq.sdb</name><userFileType>SDB</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="1"><name>./signal_acq.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="2"><name>./testbench.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\add_reg.v" module_class="HdlModule" name="add_reg" state="GOOD" type="2"/><module file="hdl\ctrl_addr.v" module_class="HdlModule" name="ctrl_addr" state="GOOD" type="2"/><module file="hdl\readata_choice.v" module_class="HdlModule" name="rdata_choice" state="GOOD" type="2"/><module file="hdl\signalclkctrl.v" module_class="HdlModule" name="signalclkctrl" state="GOOD" type="2"/><module file="hdl\s_clk_div.v" module_class="HdlModule" name="s_clk_div4" state="GOOD" type="2"/><module file="hdl\ten_choice_one.v" module_class="HdlModule" name="ten_choice_one" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>s_reset</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>signal_load</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>clk_sys</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Signal_acq_clk</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>clk_dds</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>s_acq_en</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>acqnum</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>stripnum</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>s_periodnum</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>signal_data</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>s_addchoice</name><direction>in</direction><left>4</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>s_ADC</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>