// Seed: 2464595877
module module_0 (
    input wire id_0,
    input wor  id_1,
    input tri0 id_2,
    input tri0 id_3
);
  logic id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2
    , id_8,
    input wor id_3,
    output wand id_4,
    output supply1 id_5,
    output tri1 id_6
);
  assign id_8 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0
  );
  wire id_9;
endmodule
module module_2 #(
    parameter id_3 = 32'd22,
    parameter id_5 = 32'd2
) (
    input wire id_0,
    output uwire id_1,
    input wire id_2,
    output wor _id_3,
    input supply0 id_4,
    input uwire _id_5,
    output tri0 id_6,
    output tri0 id_7
);
  wire id_9;
  wire id_10;
  ;
  logic [1 'h0 : id_5  +  id_3] id_11, id_12, id_13 = id_12;
  assign id_12 = id_2;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
