PRCMU_B2R2CLK	,	V_38
PRCMU_DSI2ESCCLK	,	V_50
"msp1"	,	L_96
"gpioblock0"	,	L_109
PRCMU_PER1CLK	,	V_20
PRCMU_SSPCLK	,	V_40
"PERIPH5"	,	L_28
"per5clk"	,	L_27
PRCMU_LCDCLK	,	V_26
"p2_pclk11"	,	L_139
"p6_pclk5"	,	L_181
"rtc-pl031"	,	L_8
PRCMU_IPI2CCLK	,	V_35
"p2_pclk5"	,	L_125
"msp0"	,	L_93
"ux500-msp-i2s.3"	,	L_114
"apetraceclk"	,	L_44
PRCMU_PLLSOC1	,	V_8
"PERIPH6"	,	L_30
PRCMU_HDMICLK	,	V_31
"I2C"	,	L_18
PRCMU_ARMSS	,	V_51
"p2_pclk10"	,	L_137
"pka"	,	L_178
PRCMU_PLLSOC0	,	V_5
CLK_SET_RATE_GATE	,	V_27
"p6_pclk4"	,	L_179
PRCMU_MCDECLK	,	V_34
PRCMU_HSIRXCLK	,	V_30
"p2_pclk4"	,	L_123
PRCMU_I2CCLK	,	V_18
"gpioblock2"	,	L_164
"ipi2cclk"	,	L_51
"PERIPH7"	,	L_32
U8500_CLKRST2_BASE	,	V_54
"msp3"	,	L_113
"clk32k"	,	L_6
PRCMU_PER6CLK	,	V_24
"dsialtclk"	,	L_53
"usb"	,	L_166
"tvclk"	,	L_61
"p2_pclk3"	,	L_121
"p6_pclk3"	,	L_177
"apetrace"	,	L_45
"dsi0clk"	,	L_75
"msp2"	,	L_126
CLK_GET_RATE_NOCACHE	,	V_52
clk_reg_prcmu_scalable	,	F_6
"hsir_hclk"	,	L_135
"gpioblock1"	,	L_142
"apb_pclk"	,	L_7
"p1_pclk9"	,	L_106
"p1_msp0_kclk"	,	L_188
"p3_i2c0_kclk"	,	L_204
PRCMU_DMACLK	,	V_37
PRCMU_APETRACECLK	,	V_33
"tv"	,	L_62
"p2_pclk12"	,	L_143
"per2clk"	,	L_23
"MSP1"	,	L_16
"ddr_pll"	,	L_3
CLK_IS_ROOT	,	V_6
PRCMU_FW_PROJECT_U8500_C2	,	V_11
"p5_pclk0"	,	L_165
"p6_pclk2"	,	L_175
PRCMU_PLLDSI	,	V_45
"p2_pclk2"	,	L_119
PRCMU_DSIALTCLK	,	V_36
clk_reg_prcmu_gate	,	F_2
"p1_pclk8"	,	L_104
"nmk-i2c.4"	,	L_111
project	,	V_10
"dmaclk"	,	L_55
"hdmiclk"	,	L_40
PRCMU_DSI1CLK	,	V_47
"pwl"	,	L_122
"PERIPH1"	,	L_22
PRCMU_RNGCLK	,	V_41
clk_reg_prcmu_rate	,	F_8
"p2_sdi1_kclk"	,	L_198
"p1_uart0_kclk"	,	L_185
"spi3"	,	L_103
clk_register_clkdev	,	F_3
"dsihs0"	,	L_76
"dsilink.1"	,	L_49
"ste_hsi.0"	,	L_136
"sgclk"	,	L_9
"p2_pclk1"	,	L_117
"gpioblock3"	,	L_170
"gpio.8"	,	L_169
"p1_pclk7"	,	L_102
PRCMU_FW_PROJECT_U8520	,	V_12
"msp1clk"	,	L_15
"PERIPH2"	,	L_24
"dsi_pll"	,	L_73
PRCMU_DSI1ESCCLK	,	V_49
"b2r2"	,	L_58
"dsi0escclk"	,	L_79
"sdmmc"	,	L_72
"dsi2escclk"	,	L_83
CLK_IGNORE_UNUSED	,	V_7
"apeatclk"	,	L_42
"dsilink.0"	,	L_48
"dsihs1"	,	L_78
"smp_twd"	,	L_85
"p2_sdi4_kclk"	,	L_196
"p2_pclk0"	,	L_115
"dsilp0"	,	L_80
"p1_pclk11"	,	L_112
"soc0_pll"	,	L_1
"p1_pclk6"	,	L_100
"nmk-i2c.2"	,	L_101
"uart1"	,	L_89
"p2_msp2_kclk"	,	L_197
"b2r2clk"	,	L_57
sgaclk_parent	,	V_3
"PERIPH3"	,	L_26
"cfgreg"	,	L_182
"p3_ske_kclk"	,	L_206
"p6_pclk7"	,	L_184
"soc1_pll"	,	L_2
"p3_pclk7"	,	L_157
"cryp0"	,	L_173
prcmu_fw_version	,	V_1
"p2_sdi3_kclk"	,	L_199
"rtc32k"	,	L_4
"dsihs2"	,	L_74
"timclk"	,	L_68
"p1_pclk10"	,	L_110
"dsilp1"	,	L_82
PRCMU_FW_PROJECT_U8420	,	V_13
"p1_pclk5"	,	L_98
"nmk-i2c.3"	,	L_116
PRCMU_SDMMCCLK	,	V_44
"uart2"	,	L_156
PRCMU_PER2CLK	,	V_21
BIT	,	F_10
"per3clk"	,	L_25
"NULL"	,	L_5
PRCMU_DSI0CLK	,	V_46
"ipi2"	,	L_52
"p6_pclk6"	,	L_183
PRCMU_PER7CLK	,	V_25
"rngclk"	,	L_65
"p3_pclk8"	,	L_159
"p2_i2c3_kclk"	,	L_195
"msp02clk"	,	L_13
"dsilink.2"	,	L_50
"slimbus0"	,	L_105
"cryp1"	,	L_174
U8500_CLKRST3_BASE	,	V_55
"hsitxclk"	,	L_38
"dsilp2"	,	L_84
"p1_pclk4"	,	L_95
PRCMU_UARTCLK	,	V_15
"sspclk"	,	L_63
"mtu0"	,	L_69
"lcd"	,	L_34
"gpio.5"	,	L_163
"nmk-i2c.0"	,	L_151
"sdi2"	,	L_153
U8500_CLKRST5_BASE	,	V_56
"mcdeclk"	,	L_46
"p3_pclk5"	,	L_154
PRCMU_HSITXCLK	,	V_29
"dsi1clk"	,	L_77
"p1_pclk3"	,	L_92
clk	,	V_4
"uart0"	,	L_87
"p1_slimbus0_kclk"	,	L_192
"gpio.4"	,	L_162
"nmk-i2c.1"	,	L_91
"sdmmcclk"	,	L_71
"sdi3"	,	L_131
"p3_ssp1_kclk"	,	L_203
"slim"	,	L_20
PRCMU_MSP1CLK	,	V_17
"per7clk"	,	L_31
"spi0"	,	L_133
"i2cclk"	,	L_17
clk_reg_prcc_pclk	,	F_9
"p3_pclk6"	,	L_155
"p1_i2c2_kclk"	,	L_191
"p1_pclk2"	,	L_90
clk_reg_prcc_kclk	,	F_11
"dma40.0"	,	L_56
"p1_msp1_kclk"	,	L_189
"p3_uart2_kclk"	,	L_207
"hdmi"	,	L_41
PRCMU_PER3CLK	,	V_22
"gpio.7"	,	L_141
"sdi4"	,	L_124
"SSP"	,	L_64
"uiccclk"	,	L_66
"spi1"	,	L_120
PRCMU_DSI0ESCCLK	,	V_48
"p3_pclk3"	,	L_150
"dsisys"	,	L_47
"p1_pclk1"	,	L_88
"uartclk"	,	L_11
"mtu1"	,	L_70
"p1_i2c1_kclk"	,	L_187
"apeat"	,	L_43
"uicc"	,	L_67
"gpio.6"	,	L_140
"sdi5"	,	L_158
"musb-ux500.0"	,	L_167
CLK_SET_RATE_PARENT	,	V_58
"p3_sdi5_kclk"	,	L_208
"spi2"	,	L_118
"p3_pclk4"	,	L_152
"p1_uart1_kclk"	,	L_186
"p2_ssirx_kclk"	,	L_200
"mali"	,	L_10
"p1_pclk0"	,	L_86
"lcdclk"	,	L_33
"per6clk"	,	L_29
"p3_sdi2_kclk"	,	L_205
PRCMU_PLLDDR	,	V_9
"ux500-msp-i2s.0"	,	L_94
"p1_msp3_kclk"	,	L_194
prcmu_get_fw_version	,	F_5
"gpio.1"	,	L_108
"U8500-B2R2.0"	,	L_60
"p1_sdi0_kclk"	,	L_190
"p2_pclk9"	,	L_134
"hsirxclk"	,	L_39
clk_reg_prcmu_opp_gate	,	F_7
PRCMU_TVCLK	,	V_39
"p3_pclk1"	,	L_146
"p5_pclk1"	,	L_168
"p6_pclk1"	,	L_172
PRCMU_APEATCLK	,	V_32
"slimclk"	,	L_19
"fsmc"	,	L_145
U8500_CLKRST1_BASE	,	V_53
"gpio.0"	,	L_107
"ssp0"	,	L_147
"ssp1"	,	L_149
PRCMU_PER5CLK	,	V_23
"p2_pclk8"	,	L_132
"mcde"	,	L_35
"hash0"	,	L_176
"p3_pclk2"	,	L_148
"p6_pclk0"	,	L_171
"sdi0"	,	L_99
"p2_ssitx_kclk"	,	L_201
"p3_ssp0_kclk"	,	L_202
"p3_rng_kclk"	,	L_209
"ux500-msp-i2s.2"	,	L_127
"p1_i2c4_kclk"	,	L_193
"b2r2_core"	,	L_59
"per1clk"	,	L_21
"gpio.3"	,	L_161
PRCMU_BMLCLK	,	V_28
"p2_pclk7"	,	L_130
"hash1"	,	L_180
PRCMU_MSP02CLK	,	V_16
PRCMU_SLIMCLK	,	V_19
PRCMU_UICCCLK	,	V_42
"UART"	,	L_12
PRCMU_TIMCLK	,	V_43
"ux500-msp-i2s.1"	,	L_97
"hsit_hclk"	,	L_138
u8500_clk_init	,	F_1
"bml"	,	L_37
"gpio.2"	,	L_160
"sdi1"	,	L_129
"bmlclk"	,	L_36
"MSP02"	,	L_14
"dsi1escclk"	,	L_81
"dsialt"	,	L_54
"p2_pclk6"	,	L_128
PRCMU_SGACLK	,	V_14
"p3_pclk0"	,	L_144
U8500_CLKRST6_BASE	,	V_57
fw_version	,	V_2
clk_register_fixed_rate	,	F_4
