// Seed: 2900415594
module module_0 (
    output id_0
);
  assign id_0 = id_1 ** 1 ? id_1 : id_1;
  assign id_0 = 1;
  logic id_2;
  assign id_0 = id_1;
  uwire id_3;
  logic id_4;
  type_13(
      .id_0(1),
      .id_1(1 == id_3[1'b0]),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_0),
      .id_7(id_1),
      .id_8(1),
      .id_9(1 == ""),
      .id_10(id_3)
  );
  logic id_5, id_6;
  logic id_7;
  assign id_5 = id_5;
  logic id_8, id_9;
endmodule
module module_1 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4
);
  logic id_5;
  initial id_1 <= 1;
  assign id_4 = 1'b0;
  assign id_4 = 1'b0;
  logic id_6, id_7, id_8, id_9;
  logic id_10;
  logic id_11;
  logic id_12;
endmodule
`default_nettype id_5
