  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Programming_Files/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1465] Applying config ini 'csim.argv=-v' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.229 seconds; current allocated memory: 138.660 MB.
INFO: [HLS 200-10] Analyzing design file '../src_files/Main_Code.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'loop_limit' (../src_files/Main_Code.cpp:1873:7)
WARNING: [HLS 207-5292] unused parameter 'layerNo' (../src_files/Main_Code.cpp:2642:25)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.695 seconds; current allocated memory: 143.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,535 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,789 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,506 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,345 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,187 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 41,566 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,662 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,662 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,662 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,591 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,557 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,814 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,656 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,635 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,730 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,837 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> (*) [7], hls::stream<ap_int<32>, 4> (*) [7])' into 'InBuf2Pe_wrapper(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> (*) [7])' (../src_files/Main_Code.cpp:215:2)
INFO: [HLS 214-131] Inlining function 'Pe(ap_int<32> (*) [7], ap_int<32>*, ap_int<64> (*) [7][7])' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> const (*) [8], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:498:3)
INFO: [HLS 214-131] Inlining function 'WtBuf2Pe(ap_int<32> const (*) [8], int, ap_int<32>*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> const (*) [8], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:497:3)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe_wrapper(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> (*) [7])' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> const (*) [8], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:489:3)
INFO: [HLS 214-131] Inlining function 'WtBuf2Pe_ctrl(int, int*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> const (*) [8], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:488:3)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe_ctrl(int, int, int, int*, int*, int*, int*, int*, int*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [12800][7], ap_int<32> const (*) [8], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:481:2)
INFO: [HLS 214-131] Inlining function 'ReLu(ap_int<32>, ap_int<32>*)' into 'bias_ReLu(int, int, ap_int<32>*, ap_int<64> (*) [7], ap_int<32> (*) [7])' (../src_files/Main_Code.cpp:48:4)
INFO: [HLS 214-131] Inlining function 'tileClc_Dfl(int, int, int, int, int, int, int, int, int, int, int, int, int, int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' into 'tileClc(int, ap_int<32> (*) [12800][7], ap_int<32> (*) [8], ap_int<32>*, ap_int<32> (*) [28672][7])' (../src_files/Main_Code.cpp:756:3)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_OutBufNum_Load' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:658:30)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_Pox_Load' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:660:24)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_OutBufNum_Store' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:671:33)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_Pox_Store' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:673:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_1' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:37:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:39:19)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Poy_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:257:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:248:27)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:250:26)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy_3' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:287:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_3' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:289:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:276:31)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:278:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:267:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:269:27)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_5' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:304:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_4' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:298:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_out_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:312:25)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_out_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:314:25)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrFIFO_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:332:28)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrFIFO_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:334:28)
INFO: [HLS 214-291] Loop 'loop_WtBuf2Pe' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:371:17)
INFO: [HLS 214-291] Loop 'loop_Pe_Pof_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:96:19)
INFO: [HLS 214-291] Loop 'loop_Pe_Poy_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:98:19)
INFO: [HLS 214-291] Loop 'loop_Pe_Pox_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:100:19)
INFO: [HLS 214-186] Unrolling loop 'Loop_POX' (../src_files/Main_Code.cpp:1690:19) in function 'storeMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1590:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1571_1' (../src_files/Main_Code.cpp:1571:21) in function 'maxPoolTree' completely with a factor of 7 (../src_files/Main_Code.cpp:1568:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_OutBufNum_Load' (../src_files/Main_Code.cpp:658:30) in function 'Pe2Buf' completely with a factor of 2 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_Pox_Load' (../src_files/Main_Code.cpp:660:24) in function 'Pe2Buf' completely with a factor of 7 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_OutBufNum_Store' (../src_files/Main_Code.cpp:671:33) in function 'Pe2Buf' completely with a factor of 2 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_Pox_Store' (../src_files/Main_Code.cpp:673:25) in function 'Pe2Buf' completely with a factor of 7 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_1' (../src_files/Main_Code.cpp:37:19) in function 'bias_ReLu' completely with a factor of 2 (../src_files/Main_Code.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_2' (../src_files/Main_Code.cpp:39:19) in function 'bias_ReLu' completely with a factor of 7 (../src_files/Main_Code.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Pof_MAC' (../src_files/Main_Code.cpp:500:21) in function 'wndClc_Dfl' completely with a factor of 8 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Poy_MAC' (../src_files/Main_Code.cpp:502:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Pox_MAC' (../src_files/Main_Code.cpp:504:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Poy_2' (../src_files/Main_Code.cpp:257:29) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Poy' (../src_files/Main_Code.cpp:248:27) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Pox' (../src_files/Main_Code.cpp:250:26) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy_3' (../src_files/Main_Code.cpp:287:30) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_3' (../src_files/Main_Code.cpp:289:29) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy_2' (../src_files/Main_Code.cpp:276:31) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_2' (../src_files/Main_Code.cpp:278:29) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy' (../src_files/Main_Code.cpp:267:29) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox' (../src_files/Main_Code.cpp:269:27) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_5' (../src_files/Main_Code.cpp:304:30) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_4' (../src_files/Main_Code.cpp:298:30) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_out_Poy' (../src_files/Main_Code.cpp:312:25) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_out_Pox' (../src_files/Main_Code.cpp:314:25) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrFIFO_Poy' (../src_files/Main_Code.cpp:332:28) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrFIFO_Pox' (../src_files/Main_Code.cpp:334:28) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_WtBuf2Pe' (../src_files/Main_Code.cpp:371:17) in function 'wndClc_Dfl' completely with a factor of 8 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Pof_MAC' (../src_files/Main_Code.cpp:96:19) in function 'wndClc_Dfl' completely with a factor of 8 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Poy_MAC' (../src_files/Main_Code.cpp:98:19) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Pox_MAC' (../src_files/Main_Code.cpp:100:19) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Pof_MAC' (../src_files/Main_Code.cpp:442:21) in function 'wndClc_Dfl' completely with a factor of 8 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Poy_MAC' (../src_files/Main_Code.cpp:444:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Pox_MAC' (../src_files/Main_Code.cpp:446:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'EastPad_Poy' (../src_files/Main_Code.cpp:1335:15) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
INFO: [HLS 214-186] Unrolling loop 'WestPad_Poy' (../src_files/Main_Code.cpp:1327:15) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
INFO: [HLS 214-186] Unrolling loop 'SouthPad_Pox' (../src_files/Main_Code.cpp:1317:16) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
INFO: [HLS 214-186] Unrolling loop 'NorthPad_Pox' (../src_files/Main_Code.cpp:1304:16) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'IfMap'. (../src_files/Main_Code.cpp:1806:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'WtMap'. (../src_files/Main_Code.cpp:1806:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12Internal_Reg': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:238:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E6OutBuf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:1920:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E5WtBuf': Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:1918:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E5InBuf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:1915:0)
INFO: [HLS 214-248] Applying array_partition to 'Buff_read.i.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:243:12)
INFO: [HLS 214-248] Applying array_partition to 'rslt_stream': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:437:13)
INFO: [HLS 214-248] Applying array_partition to 'pxSerial': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:585:13)
INFO: [HLS 214-248] Applying array_partition to 'ReLuOut': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:588:12)
INFO: [HLS 214-248] Applying array_partition to 'px_toBuf.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:807:13)
INFO: [HLS 214-248] Applying array_partition to 'maxTmp': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1569:12)
INFO: [HLS 214-248] Applying array_partition to 'BiasBuf': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1923:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< Loop_Tox_step> at ../src_files/Main_Code.cpp:1677:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BiasLoop_Tof> at ../src_files/Main_Code.cpp:1155:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WtLoop_Nkx> at ../src_files/Main_Code.cpp:1376:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< If_Nix> at ../src_files/Main_Code.cpp:1271:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< NorthPad_wrd> at ../src_files/Main_Code.cpp:1302:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< SouthPad_wrd> at ../src_files/Main_Code.cpp:1315:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WestPad_Line> at ../src_files/Main_Code.cpp:1325:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< EastPad_Line> at ../src_files/Main_Code.cpp:1333:17 
INFO: [HLS 214-291] Loop 'Loop_POX0' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:1682:20)
INFO: [HLS 214-291] Loop 'Loop_POX2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:1712:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1707_1' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:1707:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1576_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:1576:21)
INFO: [HLS 214-186] Unrolling loop 'Loop_POX0' (../src_files/Main_Code.cpp:1682:20) in function 'storeMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1590:0)
INFO: [HLS 214-186] Unrolling loop 'Loop_POX2' (../src_files/Main_Code.cpp:1712:22) in function 'storeMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1590:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1707_1' (../src_files/Main_Code.cpp:1707:30) in function 'storeMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1590:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1576_2' (../src_files/Main_Code.cpp:1576:21) in function 'maxPoolTree' completely with a factor of 7 (../src_files/Main_Code.cpp:1568:0)
INFO: [HLS 214-449] Automatically partitioning array 'tmp1' dimension 1 completely based on constant index. (../src_files/Main_Code.cpp:1615:12)
INFO: [HLS 214-449] Automatically partitioning array 'tmp2' dimension 1 completely based on constant index. (../src_files/Main_Code.cpp:1615:21)
INFO: [HLS 214-449] Automatically partitioning array 'tmp3' dimension 1 completely based on constant index. (../src_files/Main_Code.cpp:1615:30)
INFO: [HLS 214-449] Automatically partitioning array 'tmp4' dimension 1 completely based on constant index. (../src_files/Main_Code.cpp:1615:39)
INFO: [HLS 214-449] Automatically partitioning array 'max' dimension 1 completely based on constant index. (../src_files/Main_Code.cpp:1615:48)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'max' due to pipeline pragma (../src_files/Main_Code.cpp:1615:48)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp1' due to pipeline pragma (../src_files/Main_Code.cpp:1615:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp2' due to pipeline pragma (../src_files/Main_Code.cpp:1615:21)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp3' due to pipeline pragma (../src_files/Main_Code.cpp:1615:30)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp4' due to pipeline pragma (../src_files/Main_Code.cpp:1615:39)
INFO: [HLS 214-248] Applying array_partition to 'tmp1': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1615:12)
INFO: [HLS 214-248] Applying array_partition to 'tmp2': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1615:21)
INFO: [HLS 214-248] Applying array_partition to 'tmp3': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1615:30)
INFO: [HLS 214-248] Applying array_partition to 'tmp4': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1615:39)
INFO: [HLS 214-248] Applying array_partition to 'max': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:1615:48)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1224:12)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1369:15)
INFO: [HLS 214-115] Multiple burst writes of length 7 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1682:20)
INFO: [HLS 214-115] Multiple burst writes of length 7 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1712:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 38.458 seconds; current allocated memory: 151.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 151.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.634 seconds; current allocated memory: 171.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'maxPoolTree' into 'storeMap' (../src_files/Main_Code.cpp:1697) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.014 seconds; current allocated memory: 181.301 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 784 to 32 for loop 'Loop_Tox_step' (../src_files/Main_Code.cpp:1678:9) in function 'storeMap'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 32) < AVE (= 784)) for loop 'Loop_Tox_step' (../src_files/Main_Code.cpp:1678:9) in function 'storeMap'.
INFO: [XFORM 203-602] Inlining function 'maxPoolTree' into 'storeMap' (../src_files/Main_Code.cpp:1697) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Nofy_step_loop' (../src_files/Main_Code.cpp:1951:9) in function 'ConvLayer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 4 for loop 'Nofy_step_loop' (../src_files/Main_Code.cpp:1951:9) in function 'ConvLayer'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:468:9) to (../src_files/Main_Code.cpp:177:6) in function 'wndClc_Dfl'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:221:18) to (../src_files/Main_Code.cpp:265:5) in function 'wndClc_Dfl'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:1832:6) to (../src_files/Main_Code.cpp:1855:7) in function 'mem2Buf'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:1135:6) to (../src_files/Main_Code.cpp:1153:2) in function 'loadBiasTile'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'storeMap' (../src_files/Main_Code.cpp:1573:17)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'loadWtMap' (../src_files/Main_Code.cpp:1357:53)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.407 seconds; current allocated memory: 212.531 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Toy_step'(../src_files/Main_Code.cpp:1674:20) and 'Loop_Tox_step'(../src_files/Main_Code.cpp:1677:17) in function 'storeMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Nky'(../src_files/Main_Code.cpp:1374:14) and 'WtLoop_Nkx'(../src_files/Main_Code.cpp:1376:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Nif'(../src_files/Main_Code.cpp:1371:14) and 'WtLoop_Nky'(../src_files/Main_Code.cpp:1374:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Tof'(../src_files/Main_Code.cpp:1369:15) and 'WtLoop_Nif'(../src_files/Main_Code.cpp:1371:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'If_Tiy'(../src_files/Main_Code.cpp:1224:12) and 'If_Nix'(../src_files/Main_Code.cpp:1271:14) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'If_Nif'(../src_files/Main_Code.cpp:1221:11) and 'If_Tiy'(../src_files/Main_Code.cpp:1224:12) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'NorthPad_Nif'(../src_files/Main_Code.cpp:1300:18) and 'NorthPad_wrd'(../src_files/Main_Code.cpp:1302:16) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'SouthPad_Nif'(../src_files/Main_Code.cpp:1313:18) and 'SouthPad_wrd'(../src_files/Main_Code.cpp:1315:16) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_Pe2Buf_PofBankStep'(../src_files/Main_Code.cpp:654:27) and 'loop_Pe2Buf_Poy'(../src_files/Main_Code.cpp:655:20) in function 'Pe2Buf' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Toy_step' (../src_files/Main_Code.cpp:1674:20) in function 'storeMap'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop_OutBufNum' (../src_files/Main_Code.cpp:1668:18) in function 'storeMap' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Nky' (../src_files/Main_Code.cpp:1374:14) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Nif' (../src_files/Main_Code.cpp:1371:14) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Tof' (../src_files/Main_Code.cpp:1369:15) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'If_Tiy' (../src_files/Main_Code.cpp:1224:12) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'If_Nif' (../src_files/Main_Code.cpp:1221:11) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'NorthPad_Nif' (../src_files/Main_Code.cpp:1300:18) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'SouthPad_Nif' (../src_files/Main_Code.cpp:1313:18) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_Pe2Buf_PofBankStep' (../src_files/Main_Code.cpp:654:27) in function 'Pe2Buf'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.789 seconds; current allocated memory: 503.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ConvLayer' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [SYN 201-107] Renaming port name 'ConvLayer/NofFirst' to 'ConvLayer/NofFirst_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.058 seconds; current allocated memory: 512.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 513.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadWtMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 514.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 514.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1221_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'If_Nif_If_Tiy_If_Nix'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'If_Nif_If_Tiy_If_Nix'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 517.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 517.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'NorthPad_Nif_NorthPad_wrd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NorthPad_Nif_NorthPad_wrd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 518.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 518.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SouthPad_Nif_SouthPad_wrd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'SouthPad_Nif_SouthPad_wrd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 518.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 518.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_WestPad_Line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WestPad_Line'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'WestPad_Line'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 518.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 518.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap_Pipeline_EastPad_Line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'EastPad_Line'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'EastPad_Line'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 519.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 519.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadIfMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 520.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.103 seconds; current allocated memory: 520.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem2Buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 520.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 521.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadBiasTile_Pipeline_BiasLoop_Tof' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BiasLoop_Tof'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BiasLoop_Tof'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 532.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 533.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadBiasTile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 533.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 533.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wndClc_ctrl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 533.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 533.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wndClc_Dfl_Pipeline_Region1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Region1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'Region1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.685 seconds; current allocated memory: 575.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 575.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wndClc_Dfl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.979 seconds; current allocated memory: 575.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 575.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bias_ReLu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bias_ReLu'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'bias_ReLu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 575.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 575.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_324) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 579.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 580.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pe2Buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 583.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 585.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tileClc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 592.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 594.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Toy_step_Loop_Tox_step'.
WARNING: [HLS 200-880] The II Violation in module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' (loop 'Loop_Toy_step_Loop_Tox_step'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714) and bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' (loop 'Loop_Toy_step_Loop_Tox_step'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714) and bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' (loop 'Loop_Toy_step_Loop_Tox_step'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714) and bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' (loop 'Loop_Toy_step_Loop_Tox_step'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714) and bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' (loop 'Loop_Toy_step_Loop_Tox_step'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714) and bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' (loop 'Loop_Toy_step_Loop_Tox_step'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714) and bus write operation ('gmem_addr_1_write_ln1714', ../src_files/Main_Code.cpp:1714) on port 'gmem' (../src_files/Main_Code.cpp:1714).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 15, loop 'Loop_Toy_step_Loop_Tox_step'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 598.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 598.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'storeMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 599.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 599.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 605.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 607.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' pipeline 'WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 609.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadWtMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_9ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_32s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadWtMap'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadWtMap_Nif_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadWtMap_Tof_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.56 seconds; current allocated memory: 614.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix' pipeline 'If_Nif_If_Tiy_If_Nix' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_32s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.217 seconds; current allocated memory: 618.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd' pipeline 'NorthPad_Nif_NorthPad_wrd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 626.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd' pipeline 'SouthPad_Nif_SouthPad_wrd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_9s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 626.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_WestPad_Line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_WestPad_Line'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 630.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap_Pipeline_EastPad_Line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap_Pipeline_EastPad_Line'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.351 seconds; current allocated memory: 631.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadIfMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Niy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tiy_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tix' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'row_1map_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wrd_1row_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'TiyRem' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'TixRem' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_13ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_4ns_3_9_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadIfMap'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadIfMap_niy_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadIfMap_tiy_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadIfMap_tix_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadIfMap_row_1map_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadIfMap_wrd_1row_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 639.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem2Buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tileCount_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layerNo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'NofFirst_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Noy_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tiy' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem2Buf'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_mem2Buf_noy_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 644.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadBiasTile_Pipeline_BiasLoop_Tof' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loadBiasTile_Pipeline_BiasLoop_Tof' pipeline 'BiasLoop_Tof' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadBiasTile_Pipeline_BiasLoop_Tof'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 653.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadBiasTile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Nof_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'addressBase' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layerNo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nof_step_i' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_9ns_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadBiasTile'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_loadBiasTile_Nof_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.654 seconds; current allocated memory: 668.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wndClc_ctrl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Toy_step_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_step_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step_i' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wndClc_ctrl'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 675.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wndClc_Dfl_Pipeline_Region1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_InBuf2Pe_wrapper_int_int_int_int_int_int_ap_int_const_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nky_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nkx_i' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wndClc_Dfl_Pipeline_Region1' pipeline 'Region1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'wndClc_Dfl_Pipeline_Region1' is 29648 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 392 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wndClc_Dfl_Pipeline_Region1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.688 seconds; current allocated memory: 706.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wndClc_Dfl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'row_wtlocal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ8InBuf2PeiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'wndClc_Dfl' is 25089 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wndClc_Dfl'.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_0_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_1_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_2_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_3_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_4_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_5_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_0_6_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_0_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_1_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_2_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_3_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_4_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_5_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_1_6_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_0_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_1_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_2_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_3_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_4_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_5_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_2_6_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_0_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_1_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_2_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_3_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_4_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_5_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_3_6_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_0_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_1_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_2_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_3_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_4_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_5_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_4_6_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_0_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_1_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_2_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_3_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_4_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_5_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ16InBuf2Pe_wrapperiiiiiiPA12800_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr_5_6_U(ConvLayer_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34 seconds. CPU system time: 3 seconds. Elapsed time: 40.001 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bias_ReLu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'POFBANK_STEP_i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Poy_i' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_8_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bias_ReLu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' pipeline 'loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_3ns_15ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_42_1_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_42_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.748 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pe2Buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Toy_step_i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_step_i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step_i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rowStep' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pe2Buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.727 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tileClc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tileclc_loop_limit' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wndclc_loop_limit' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wtbuf2pe_loop_limit' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Nif' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof_step' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wrd_1row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'row_1map' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe2buf_addr_offset1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe2buf_addr_offset2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe2buf_addr_offset3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bit_shift' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'tileClc' is 17343 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'tileClc'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_toy_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tileClc_bit_shift_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 20.139 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step' pipeline 'Loop_Toy_step_Loop_Tox_step' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_6ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'storeMap_Pipeline_Loop_Toy_step_Loop_Tox_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.598 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'storeMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layerNo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Noy_map' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_map' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tox_map' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Tof' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Toy_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wrd_1rowOut' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tileCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'NofFirst_r' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_26ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'storeMap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 1.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ConvLayer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ConvLayer/IfMap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ConvLayer/WtMap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ConvLayer/OfMap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ConvLayer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'layerNo_6' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IfMap', 'WtMap' and 'OfMap' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_nofFirst_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E5InBuf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_ConvLayer_ap_int_32_const_ap_int_32_const_ap_int_32_WtBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tof_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_Toy_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_tox_step_rom_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 5.669 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.747 seconds; current allocated memory: 1.589 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ConvLayer.
INFO: [VLOG 209-307] Generating Verilog RTL for ConvLayer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 115 seconds. Total CPU system time: 15 seconds. Total elapsed time: 192.389 seconds; peak allocated memory: 1.589 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 3m 17s
