vhdl xil_defaultlib  \
"../../../../../ZynqLab06_Dynamic/ZynqLab06_Dynamic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../../ZynqLab06_Dynamic/ZynqLab06_Dynamic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \

nosort
