// Seed: 2189081101
module module_0;
  always @(posedge id_1) begin
    id_1 <= 1;
  end
  module_2();
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input tri id_5
);
  assign id_4 = id_5;
  tri id_7;
  assign id_7 = 1;
  module_0();
endmodule
module module_2 ();
  assign id_1 = id_1 - 1;
  wire id_2 = 1 == id_1;
  wand id_3 = id_1 == id_2;
  always @(negedge 1'b0) begin
    id_1 = id_2;
  end
endmodule
