<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p67" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_67{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_67{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_67{left:656px;bottom:1141px;letter-spacing:-0.14px;}
#t4_67{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_67{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_67{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_67{left:70px;bottom:1042px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t8_67{left:70px;bottom:1015px;}
#t9_67{left:96px;bottom:1019px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#ta_67{left:210px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tb_67{left:96px;bottom:1002px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tc_67{left:206px;bottom:1009px;letter-spacing:-0.03px;}
#td_67{left:226px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_67{left:96px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_67{left:324px;bottom:992px;letter-spacing:-0.03px;}
#tg_67{left:343px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_67{left:96px;bottom:969px;letter-spacing:-0.3px;word-spacing:-0.31px;}
#ti_67{left:70px;bottom:942px;}
#tj_67{left:96px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tk_67{left:364px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_67{left:96px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_67{left:96px;bottom:912px;letter-spacing:-0.13px;word-spacing:-1.4px;}
#tn_67{left:96px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_67{left:96px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_67{left:70px;bottom:852px;}
#tq_67{left:96px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tr_67{left:210px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_67{left:96px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_67{left:70px;bottom:812px;}
#tu_67{left:96px;bottom:816px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tv_67{left:209px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tw_67{left:96px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_67{left:70px;bottom:773px;}
#ty_67{left:96px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#tz_67{left:392px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t10_67{left:96px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_67{left:70px;bottom:733px;}
#t12_67{left:96px;bottom:736px;letter-spacing:-0.17px;}
#t13_67{left:143px;bottom:736px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_67{left:96px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_67{left:70px;bottom:693px;}
#t16_67{left:96px;bottom:697px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t17_67{left:228px;bottom:697px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#t18_67{left:96px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_67{left:70px;bottom:653px;}
#t1a_67{left:96px;bottom:657px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_67{left:223px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_67{left:96px;bottom:640px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1d_67{left:599px;bottom:647px;}
#t1e_67{left:614px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1f_67{left:96px;bottom:623px;letter-spacing:-0.17px;word-spacing:-0.49px;}

.s1_67{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_67{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_67{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_67{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_67{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_67{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_67{font-size:11px;font-family:Verdana_13-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts67" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg67Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg67" style="-webkit-user-select: none;"><object width="935" height="1210" data="67/67.svg" type="image/svg+xml" id="pdf67" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_67" class="t s1_67">Vol. 1 </span><span id="t2_67" class="t s1_67">3-5 </span>
<span id="t3_67" class="t s2_67">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_67" class="t s3_67">3.2.1 </span><span id="t5_67" class="t s3_67">64-Bit Mode Execution Environment </span>
<span id="t6_67" class="t s4_67">The execution environment for 64-bit mode is similar to that described in Section 3.2. The following paragraphs </span>
<span id="t7_67" class="t s4_67">describe the differences that apply. </span>
<span id="t8_67" class="t s5_67">• </span><span id="t9_67" class="t s6_67">Address space </span><span id="ta_67" class="t s4_67">— A task or program running in 64-bit mode on an IA-32 processor can address linear address </span>
<span id="tb_67" class="t s4_67">space of up to 2 </span>
<span id="tc_67" class="t s7_67">64 </span>
<span id="td_67" class="t s4_67">bytes (subject to the canonical addressing requirement described in Section 3.3.7.1) and </span>
<span id="te_67" class="t s4_67">physical address space of up to 2 </span>
<span id="tf_67" class="t s7_67">52 </span>
<span id="tg_67" class="t s4_67">bytes. Software can query CPUID for the physical address size supported </span>
<span id="th_67" class="t s4_67">by a processor. </span>
<span id="ti_67" class="t s5_67">• </span><span id="tj_67" class="t s6_67">Basic program execution registers </span><span id="tk_67" class="t s4_67">— The number of general-purpose registers (GPRs) available is 16. </span>
<span id="tl_67" class="t s4_67">GPRs are 64-bits wide and they support operations on byte, word, doubleword, and quadword integers. </span>
<span id="tm_67" class="t s4_67">Accessing byte registers is done uniformly to the lowest 8 bits. The instruction pointer register becomes 64 bits. </span>
<span id="tn_67" class="t s4_67">The EFLAGS register is extended to 64 bits wide, and is referred to as the RFLAGS register. The upper 32 bits </span>
<span id="to_67" class="t s4_67">of RFLAGS is reserved. The lower 32 bits of RFLAGS is the same as EFLAGS. See Figure 3-2. </span>
<span id="tp_67" class="t s5_67">• </span><span id="tq_67" class="t s6_67">XMM registers </span><span id="tr_67" class="t s4_67">— There are 16 XMM data registers for SIMD operations. See Section 10.2, “Intel® SSE </span>
<span id="ts_67" class="t s4_67">Programming Environment,” for more information about these registers. </span>
<span id="tt_67" class="t s5_67">• </span><span id="tu_67" class="t s6_67">YMM registers </span><span id="tv_67" class="t s4_67">— There are 16 YMM data registers for SIMD operations. See Chapter 14, “Programming with </span>
<span id="tw_67" class="t s4_67">Intel® AVX, FMA, and Intel® AVX2,” for more information about these registers. </span>
<span id="tx_67" class="t s5_67">• </span><span id="ty_67" class="t s6_67">BND registers, BNDCFGU, BNDSTATUS </span><span id="tz_67" class="t s4_67">— See Chapter 13, “Managing State Using the XSAVE Feature Set,” </span>
<span id="t10_67" class="t s4_67">and Appendix E, “Intel® Memory Protection Extensions.” </span>
<span id="t11_67" class="t s5_67">• </span><span id="t12_67" class="t s6_67">Stack </span><span id="t13_67" class="t s4_67">— The stack pointer size is 64 bits. Stack size is not controlled by a bit in the SS descriptor (as it is in </span>
<span id="t14_67" class="t s4_67">non-64-bit modes) nor can the pointer size be overridden by an instruction prefix. </span>
<span id="t15_67" class="t s5_67">• </span><span id="t16_67" class="t s6_67">Control registers </span><span id="t17_67" class="t s4_67">— Control registers expand to 64 bits. A new control register (the task priority register: CR8 </span>
<span id="t18_67" class="t s4_67">or TPR) has been added. See Chapter 2, “Intel® 64 and IA-32 Architectures‚” in this volume. </span>
<span id="t19_67" class="t s5_67">• </span><span id="t1a_67" class="t s6_67">Debug registers </span><span id="t1b_67" class="t s4_67">— Debug registers expand to 64 bits. See Chapter 18, “Debug, Branch Profile, TSC, and </span>
<span id="t1c_67" class="t s4_67">Intel® Resource Director Technology (Intel® RDT) Features,” in the Intel </span>
<span id="t1d_67" class="t s7_67">® </span>
<span id="t1e_67" class="t s4_67">64 and IA-32 Architectures </span>
<span id="t1f_67" class="t s4_67">Software Developer’s Manual, Volume 3B. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
