# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout_sel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.SRL_bus
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout0'.
# Executing ONERROR command at macro ./wave.do line 229
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout1'.
# Executing ONERROR command at macro ./wave.do line 230
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15060
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15480
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
add wave -position 24  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.SRL_bus
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15060
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15480
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout0'.
# Executing ONERROR command at macro ./wave.do line 229
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout1'.
# Executing ONERROR command at macro ./wave.do line 230
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout_sel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(162): near ":": syntax error, unexpected ':', expecting ';'
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(170): near "end": syntax error, unexpected end
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout'.
# Executing ONERROR command at macro ./wave.do line 230
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout_sel'.
# Executing ONERROR command at macro ./wave.do line 231
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout_r0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout_r1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(138): (vlog-2623) Undefined variable: clk.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(181): (vlog-2730) Undefined variable: 'dout_r1'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(138): (vlog-2623) Undefined variable: clk.
# 
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout'.
# Executing ONERROR command at macro ./wave.do line 230
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pix_dout_sel'.
# Executing ONERROR command at macro ./wave.do line 231
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout_sel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/clk'.
# Executing ONERROR command at macro ./wave.do line 217
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# Causality operation skipped due to absense of debug database file
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(130): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/clk'.
# Executing ONERROR command at macro ./wave.do line 217
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(157): 'i0_SRL_bus' already declared in this scope.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(131): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/clk'.
# Executing ONERROR command at macro ./wave.do line 217
add wave -position 5  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d0
add wave -position 6  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15060
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15480
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(181): near "end": syntax error, unexpected end, expecting ';'
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(199): near "always": syntax error, unexpected always
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(229): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d0'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d1'.
# Executing ONERROR command at macro ./wave.do line 212
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout_sel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15060
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15480
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rd_mode'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(132): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d0'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d1'.
# Executing ONERROR command at macro ./wave.do line 212
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(158): (vlog-2730) Undefined variable: 'rd_count'.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(161): (vlog-2730) Undefined variable: 'rd_count'.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(168): (vlog-2730) Undefined variable: 'bram_dout0'.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(169): (vlog-2730) Undefined variable: 'bram_dout1'.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(171): (vlog-2730) Undefined variable: 'bram_dout0'.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(171): (vlog-2730) Undefined variable: 'bram_dout1'.
# 
# ** Error: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(175): (vlog-2730) Undefined variable: 'rd_count'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d0'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d1'.
# Executing ONERROR command at macro ./wave.do line 212
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout_sel'.
# Executing ONERROR command at macro ./wave.do line 214
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(127): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'rdAddr'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d0'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d1'.
# Executing ONERROR command at macro ./wave.do line 212
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout_sel'.
# Executing ONERROR command at macro ./wave.do line 214
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d0'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout_d1'.
# Executing ONERROR command at macro ./wave.do line 212
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dout_sel'.
# Executing ONERROR command at macro ./wave.do line 214
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): (vlog-2730) Undefined variable: 'rd_mode'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
add wave -position 54  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_mode
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12840
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13260
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15060
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15480
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 19500
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19920
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 21316
# // Monitor Recieved last output
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // At Time:               21316
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 323 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 324 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 325 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 326 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 327 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 328 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 329 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 330 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 331 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 332 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 333 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 334 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 335 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 336 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 337 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 338 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 339 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 323 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 324 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 325 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 326 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 327 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 328 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 329 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 330 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 331 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 332 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 333 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 334 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 335 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 336 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 337 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 338 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 339 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 340 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 341 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 342 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 343 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 344 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 345 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 346 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 347 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 348 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 349 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 350 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 351 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 352 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 353 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 354 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 355 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 356 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 357 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 358 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 342 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 343 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 344 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 345 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 346 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 347 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 348 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 349 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 350 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 351 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 352 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 353 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 354 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 355 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 356 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 357 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 358 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 359 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 360 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 361 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 362 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 363 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 364 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 365 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 366 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 367 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 368 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 369 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 370 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 371 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 372 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 373 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 374 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 375 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 376 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 377 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 361 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 362 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 363 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 364 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 365 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 366 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 367 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 368 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 369 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 370 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 371 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 372 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 373 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 374 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 375 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 376 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 377 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 378 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 379 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 380 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 381 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 382 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 383 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 384 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 385 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 386 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 387 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 388 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 389 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 390 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 391 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 392 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 393 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 394 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 395 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 396 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 380 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 381 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 382 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 383 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 384 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 385 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 386 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 387 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 388 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 389 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 390 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 391 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 392 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 393 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 394 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 395 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 396 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 397 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 398 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 399 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 400 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 401 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 402 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 403 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 404 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 405 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 406 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 407 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 408 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 409 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 410 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 411 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 412 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 413 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 414 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 415 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 399 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 400 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 401 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 402 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 403 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 404 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 405 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 406 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 407 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 408 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 409 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 410 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 411 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 412 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 413 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 414 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 415 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 416 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 417 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 418 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 419 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 420 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 421 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 422 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 423 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 424 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 425 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 426 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 427 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 428 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 429 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 430 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 431 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 432 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 433 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 434 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 418 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 419 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 420 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 421 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 422 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 423 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 424 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 425 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 426 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 427 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 428 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 429 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 430 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 431 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 432 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 433 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 434 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 435 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 436 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 437 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 438 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 439 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 440 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 441 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 442 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 443 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 444 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 445 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 446 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 447 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 448 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 449 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 450 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 451 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 452 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 453 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 437 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 438 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 439 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 440 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 441 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 442 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 443 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 444 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 445 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 446 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 447 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 448 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 449 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 450 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 451 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 452 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 453 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 454 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 455 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 456 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 457 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 458 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 459 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 460 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 461 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 462 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 463 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 464 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 465 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 466 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 467 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 468 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 469 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 470 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 471 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 472 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 456 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 457 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 458 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 459 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 460 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 461 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 462 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 463 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 464 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 465 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 466 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 467 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 468 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 469 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 470 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 471 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 472 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 473 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 474 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 475 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 476 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 477 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 478 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 479 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 480 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 481 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 482 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 483 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 484 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 485 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 486 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 487 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 488 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 489 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 490 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 491 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 475 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 476 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 477 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 478 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 479 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 480 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 481 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 482 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 483 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 484 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 485 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 486 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 487 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 488 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 489 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 490 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 491 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 492 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 493 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 494 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 495 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 496 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 497 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 498 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 499 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 500 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 501 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 502 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 503 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 504 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 505 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 506 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 507 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 508 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 509 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 510 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 494 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 495 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 496 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 497 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 498 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 499 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 500 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 501 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 502 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 503 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 504 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 505 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 506 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 507 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 508 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 509 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 510 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 511 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 512 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 513 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 514 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 515 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 516 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 517 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 518 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 519 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 520 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 521 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 522 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 523 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 524 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 525 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 526 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 527 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 528 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 529 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 513 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 514 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 515 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 516 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 517 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 518 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 519 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 520 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 521 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 522 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 523 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 524 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 525 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 526 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 527 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 528 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 529 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 530 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 531 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 532 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 533 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 534 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 535 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 536 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 537 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 538 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 539 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 540 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 541 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 542 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 543 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 544 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 545 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 546 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 547 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 548 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 532 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 533 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 534 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 535 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 536 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 537 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 538 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 539 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 540 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 541 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 542 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 543 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 544 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 545 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 546 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 547 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 548 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 549 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 550 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 551 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 552 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 553 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 554 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 555 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 556 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 557 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 558 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 559 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 560 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 561 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 562 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 563 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 564 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 565 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 566 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 567 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 551 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 552 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 553 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 554 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 555 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 556 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 557 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 558 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 559 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 560 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 561 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 562 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 563 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 564 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 565 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 566 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 567 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 568 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 569 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 570 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 571 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 572 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 573 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 574 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 575 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 576 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 577 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 578 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 579 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 580 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 581 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 582 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 583 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 584 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 585 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 586 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 570 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 571 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 572 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 573 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 574 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 575 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 576 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 577 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 578 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 579 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 580 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 581 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 582 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 583 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 584 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 585 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 586 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 587 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 588 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 589 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 590 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 591 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 592 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 593 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 594 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 595 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 596 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 597 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 598 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 599 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 600 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 601 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 602 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 603 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 604 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 605 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 589 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 590 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 591 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 592 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 593 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 594 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 595 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 596 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 597 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 598 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 599 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 600 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 601 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 602 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 603 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 604 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 605 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 606 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 607 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 608 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 609 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 610 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 611 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 612 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 613 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 614 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 615 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 616 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 617 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 618 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 619 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 620 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 621 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 622 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 623 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 624 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 608 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 609 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 610 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 611 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 612 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 613 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 614 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 615 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 616 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 617 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 618 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 619 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 620 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 621 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 622 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 623 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 624 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 625 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 626 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 627 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 628 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 629 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 630 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 631 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 632 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 633 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 634 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 635 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 636 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 637 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 638 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 639 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 640 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 641 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 642 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 643 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 627 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 628 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 629 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 630 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 631 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 632 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 633 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 634 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 635 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 636 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 637 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 638 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 639 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 640 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 641 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 642 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 643 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 644 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 645 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 646 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 647 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 648 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 649 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 650 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 651 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 652 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 653 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 654 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 655 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 656 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 657 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 658 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 659 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 660 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 661 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 662 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 646 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 647 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 648 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 649 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 650 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 651 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 652 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 653 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 654 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 655 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 656 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 657 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 658 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 659 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 660 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 661 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 662 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 663 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 664 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 665 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 666 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 667 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 668 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 669 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 670 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 671 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 672 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 673 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 674 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 675 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 676 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 677 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 678 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 679 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 680 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 681 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 665 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 666 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 667 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 668 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 669 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 670 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 671 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 672 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 673 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 674 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 675 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 676 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 677 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 678 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 679 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 680 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 681 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 682 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 683 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 684 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 685 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 686 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 687 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 688 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 689 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 690 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 691 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 692 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 693 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 694 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 695 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 696 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 697 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 698 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 699 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# ** Warning: (vsim-8233) cnl_sc2_scoreboard.sv(291): Index 700 into array dimension [0:322] is out of bounds.
#    Time: 21316 ns  Iteration: 6  Region: /cnl_sc2_testbench/cnl_sc2_environment::cnl_sc2_environment__1::run
# //---------------------------------------------------------------
# // Test Failed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 194
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 214
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 214
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 207
step -over
step -over
run -all
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12780
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13200
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14880
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15300
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16980
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17400
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19080
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19500
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21180
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21600
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25380
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25800
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 27480
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 27900
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 29580
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 30000
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 31680
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 32100
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 33780
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 34200
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 35880
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 36300
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 37980
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 38400
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 40080
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 40500
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 42180
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 42600
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 44280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 44700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46380
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Finished Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Waiting for Job Complete
# // --------------------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 49336
# // Monitor Recieved last output
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // At Time:               49340
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Failed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 194
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 214
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Task cnl_sc2_testbench/cnl_sc2_scoreboard::run at cnl_sc2_scoreboard.sv line 95
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Task cnl_sc2_testbench/cnl_sc2_scoreboard::run at cnl_sc2_scoreboard.sv line 103
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 214
step -over
run -all
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 214
run -all
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12780
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13200
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14880
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15300
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16980
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17400
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19080
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19500
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21180
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21600
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25380
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25800
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 27480
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 27900
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 29580
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 30000
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 31680
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 32100
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 33780
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 34200
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 35880
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 36300
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 37980
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 38400
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 40080
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 40500
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 42180
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 42600
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 44280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 44700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46380
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Finished Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Waiting for Job Complete
# // --------------------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 49336
# // Monitor Recieved last output
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // At Time:               49340
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 273
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_scoreboard.sv(245): (vlog-2730) Undefined variable: 'fd'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3043) cnl_sc2_scoreboard.sv(250): Unresolved reference to 'sol_conv_map' in sol_conv_map[...].pixel.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 47
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 257
step -over
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(474): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(421): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(319): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(391): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 257
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# ** Error: cnl_sc2_driver.sv(146): Field/method name (m_expd_num_input_cols_cfg) not in 'test'
# ** Error: cnl_sc2_driver.sv(147): Field/method name (m_expd_num_input_rows_cfg) not in 'test'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(472): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Fatal: (vsim-8274) cnl_sc2_driver.sv(146): Virtual interface elem. 'num_expd_input_cols_cfg' not found in 'cnn_layer_accel_quad_intf'.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench File: ./cnl_sc2_testbench.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 47
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(472): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(419): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(419): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(317): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(389): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(504): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/expd_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 71
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/expd_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 72
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/expd_num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 159
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/expd_num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 160
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 225
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 226
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/expd_num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 339
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/actv_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/actv_out
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_carryout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/clk_core
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/clk_if
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_mode
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/convolution_stride_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_col_end_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_col_start_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_row_end_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_row_start_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/gray_code_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/idx
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/idx0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_request
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_request_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_parameters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_size_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/next_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/next_state_tran
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_expd_input_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_expd_input_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_kernel_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_depth
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/padding_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/upsample_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_config_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_tran
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_tran_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_expd_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_expd_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pip_primed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/next_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_expd_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state_s
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 260
run -all
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10400
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10444
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10488
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10540
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10980
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11340
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11760
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12780
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13200
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14880
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15300
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16980
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17400
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19080
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19500
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21180
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21600
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25380
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25800
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 27480
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 27900
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 29580
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 30000
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 31680
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 32100
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 33780
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 34200
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 35880
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 36300
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 37980
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 38400
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 40080
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 40500
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 42180
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 42600
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 44280
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 44700
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46380
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Finished Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 46800
# // Waiting for Job Complete
# // --------------------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 49336
# // Monitor Recieved last output
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // At Time:               49340
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               1
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Acl Output Rows:   36
# // Num Acl Output Cols:   38
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 194
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(113): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(472): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# 1556128581
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -sv_seed 1556128581 -t 1ns -wlfslim 1 -vopt work.glbl work.cnl_sc2_testbench 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: ./cnl_sc2_testbench.sv(194): (vopt-2241) Connection width does not match width of port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
# ** Warning: ./cnl_sc2_testbench.sv(194): (vopt-2241) Connection width does not match width of port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(90).
# 
# ** Warning: ./cnl_sc2_testbench.sv(194): (vopt-2241) Connection width does not match width of port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(91).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(504): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(419): (vopt-2241) Connection width does not match width of port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(419): (vopt-2241) Connection width does not match width of port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(389): (vopt-2241) Connection width does not match width of port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_quad.v(317): (vopt-2241) Connection width does not match width of port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
# ** Warning: cnl_sc2_generator.sv(113): (vopt-2579) Enum type mismatch between operands of inside expression.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_quad.v(472): (vopt-2623) Undefined variable: job_fetch_ack_w.
# 
# ** Warning: cnl_sc2_generator.sv(113): (vopt-2579) Enum type mismatch between operands of inside expression.
# 
# Loading sv_std.std
# Loading work.glbl(fast)
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit(fast)
# Loading work.cnl_sc2_testbench(fast)
# Loading work.cnn_layer_accel_ce_dsps(fast)
# Loading work.cnn_layer_accel_ce_macc_0(fast)
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2(fast)
# Loading work.cnn_layer_accel_ce_macc_1(fast)
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2(fast__1)
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: ./cnl_sc2_testbench.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: ./cnl_sc2_testbench.sv(90).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: ./cnl_sc2_testbench.sv(91).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
