\hypertarget{group___r_c_c___l_s_i___configuration}{}\doxysection{LSI Configuration}
\label{group___r_c_c___l_s_i___configuration}\index{LSI Configuration@{LSI Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}\label{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}} 
\index{LSI Configuration@{LSI Configuration}!\_\_HAL\_RCC\_LSI\_DISABLE@{\_\_HAL\_RCC\_LSI\_DISABLE}}
\index{\_\_HAL\_RCC\_LSI\_DISABLE@{\_\_HAL\_RCC\_LSI\_DISABLE}!LSI Configuration@{LSI Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_DISABLE}{\_\_HAL\_RCC\_LSI\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}

\mbox{\Hypertarget{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}\label{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}} 
\index{LSI Configuration@{LSI Configuration}!\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}}
\index{\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}!LSI Configuration@{LSI Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_ENABLE}{\_\_HAL\_RCC\_LSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}})}



Macros to enable or disable the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. 

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}
