Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Aug  2 19:14:00 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file deserializer_control_sets_placed.rpt
| Design       : deserializer
| Device       : xc7k160t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |              30 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------+--------------------------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------+--------------------------------------+------------------+----------------+
|  deser_clk_origin/clk_slow |                                  |                                      |                3 |              3 |
|  clk_in                    |                                  |                                      |                3 |              3 |
|  clk_in                    |                                  | deser_clk_origin/counter[8]_i_1_n_0  |                2 |              6 |
|  deser_clk_origin/clk_slow |                                  | counter                              |                3 |             12 |
|  clk_in                    |                                  | deser_clk_origin/counter[26]_i_1_n_0 |                6 |             20 |
|  clk_in                    | startup_reset/counter[0]_i_1_n_0 |                                      |                8 |             30 |
+----------------------------+----------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 6      |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


