{
  "module_name": "svga3d_dx.h",
  "hash_id": "8062408bd6d83c22146072d1b14f4754e7913dab187ed5aa10a94dbe8ea8b2e3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/vmwgfx/device_include/svga3d_dx.h",
  "human_readable_source": " \n \n\n \n\n\n\n#ifndef _SVGA3D_DX_H_\n#define _SVGA3D_DX_H_\n\n#include \"svga_reg.h\"\n#include \"svga3d_limits.h\"\n#include \"svga3d_types.h\"\n\n#define SVGA3D_INPUT_MIN 0\n#define SVGA3D_INPUT_PER_VERTEX_DATA 0\n#define SVGA3D_INPUT_PER_INSTANCE_DATA 1\n#define SVGA3D_INPUT_MAX 2\ntypedef uint32 SVGA3dInputClassification;\n\n#define SVGA3D_COLOR_WRITE_ENABLE_RED (1 << 0)\n#define SVGA3D_COLOR_WRITE_ENABLE_GREEN (1 << 1)\n#define SVGA3D_COLOR_WRITE_ENABLE_BLUE (1 << 2)\n#define SVGA3D_COLOR_WRITE_ENABLE_ALPHA (1 << 3)\n#define SVGA3D_COLOR_WRITE_ENABLE_ALL                                          \\\n\t(SVGA3D_COLOR_WRITE_ENABLE_RED | SVGA3D_COLOR_WRITE_ENABLE_GREEN |     \\\n\t SVGA3D_COLOR_WRITE_ENABLE_BLUE | SVGA3D_COLOR_WRITE_ENABLE_ALPHA)\ntypedef uint8 SVGA3dColorWriteEnable;\n\n#define SVGA3D_DEPTH_WRITE_MASK_ZERO 0\n#define SVGA3D_DEPTH_WRITE_MASK_ALL 1\ntypedef uint8 SVGA3dDepthWriteMask;\n\n#define SVGA3D_FILTER_MIP_LINEAR (1 << 0)\n#define SVGA3D_FILTER_MAG_LINEAR (1 << 2)\n#define SVGA3D_FILTER_MIN_LINEAR (1 << 4)\n#define SVGA3D_FILTER_ANISOTROPIC (1 << 6)\n#define SVGA3D_FILTER_COMPARE (1 << 7)\ntypedef uint32 SVGA3dFilter;\n\n#define SVGA3D_CULL_INVALID 0\n#define SVGA3D_CULL_MIN 1\n#define SVGA3D_CULL_NONE 1\n#define SVGA3D_CULL_FRONT 2\n#define SVGA3D_CULL_BACK 3\n#define SVGA3D_CULL_MAX 4\ntypedef uint8 SVGA3dCullMode;\n\n#define SVGA3D_COMPARISON_INVALID 0\n#define SVGA3D_COMPARISON_MIN 1\n#define SVGA3D_COMPARISON_NEVER 1\n#define SVGA3D_COMPARISON_LESS 2\n#define SVGA3D_COMPARISON_EQUAL 3\n#define SVGA3D_COMPARISON_LESS_EQUAL 4\n#define SVGA3D_COMPARISON_GREATER 5\n#define SVGA3D_COMPARISON_NOT_EQUAL 6\n#define SVGA3D_COMPARISON_GREATER_EQUAL 7\n#define SVGA3D_COMPARISON_ALWAYS 8\n#define SVGA3D_COMPARISON_MAX 9\ntypedef uint8 SVGA3dComparisonFunc;\n\n#define SVGA3D_MULTISAMPLE_RAST_DISABLE 0\n#define SVGA3D_MULTISAMPLE_RAST_ENABLE 1\n#define SVGA3D_MULTISAMPLE_RAST_DX_MAX 1\n#define SVGA3D_MULTISAMPLE_RAST_DISABLE_LINE 2\n#define SVGA3D_MULTISAMPLE_RAST_MAX 2\ntypedef uint8 SVGA3dMultisampleRastEnable;\n\n#define SVGA3D_DX_MAX_VERTEXBUFFERS 32\n#define SVGA3D_DX_MAX_VERTEXINPUTREGISTERS 16\n#define SVGA3D_DX_SM41_MAX_VERTEXINPUTREGISTERS 32\n#define SVGA3D_DX_MAX_SOTARGETS 4\n#define SVGA3D_DX_MAX_SRVIEWS 128\n#define SVGA3D_DX_MAX_CONSTBUFFERS 16\n#define SVGA3D_DX_MAX_SAMPLERS 16\n#define SVGA3D_DX_MAX_CLASS_INSTANCES 253\n\n#define SVGA3D_DX_MAX_CONSTBUF_BINDING_SIZE (4096 * 4 * (uint32)sizeof(uint32))\n\ntypedef uint32 SVGA3dShaderResourceViewId;\ntypedef uint32 SVGA3dRenderTargetViewId;\ntypedef uint32 SVGA3dDepthStencilViewId;\ntypedef uint32 SVGA3dUAViewId;\n\ntypedef uint32 SVGA3dShaderId;\ntypedef uint32 SVGA3dElementLayoutId;\ntypedef uint32 SVGA3dSamplerId;\ntypedef uint32 SVGA3dBlendStateId;\ntypedef uint32 SVGA3dDepthStencilStateId;\ntypedef uint32 SVGA3dRasterizerStateId;\ntypedef uint32 SVGA3dQueryId;\ntypedef uint32 SVGA3dStreamOutputId;\n\ntypedef union {\n\tstruct {\n\t\tuint32 r;\n\t\tuint32 g;\n\t\tuint32 b;\n\t\tuint32 a;\n\t};\n\n\tuint32 value[4];\n} SVGA3dRGBAUint32;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 cid;\n\tSVGAMobId mobid;\n} SVGAOTableDXContextEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineContext {\n\tuint32 cid;\n} SVGA3dCmdDXDefineContext;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyContext {\n\tuint32 cid;\n} SVGA3dCmdDXDestroyContext;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindContext {\n\tuint32 cid;\n\tSVGAMobId mobid;\n\tuint32 validContents;\n} SVGA3dCmdDXBindContext;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXReadbackContext {\n\tuint32 cid;\n} SVGA3dCmdDXReadbackContext;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXInvalidateContext {\n\tuint32 cid;\n} SVGA3dCmdDXInvalidateContext;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetSingleConstantBuffer {\n\tuint32 slot;\n\tSVGA3dShaderType type;\n\tSVGA3dSurfaceId sid;\n\tuint32 offsetInBytes;\n\tuint32 sizeInBytes;\n} SVGA3dCmdDXSetSingleConstantBuffer;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetShaderResources {\n\tuint32 startView;\n\tSVGA3dShaderType type;\n\n} SVGA3dCmdDXSetShaderResources;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetShader {\n\tSVGA3dShaderId shaderId;\n\tSVGA3dShaderType type;\n} SVGA3dCmdDXSetShader;\n#pragma pack(pop)\n\ntypedef union {\n\tstruct {\n\t\tuint32 cbOffset : 12;\n\t\tuint32 cbId : 4;\n\t\tuint32 baseSamp : 4;\n\t\tuint32 baseTex : 7;\n\t\tuint32 reserved : 5;\n\t};\n\tuint32 value;\n} SVGA3dIfaceData;\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetShaderIface {\n\tSVGA3dShaderType type;\n\tuint32 numClassInstances;\n\tuint32 index;\n\tuint32 iface;\n\tSVGA3dIfaceData data;\n} SVGA3dCmdDXSetShaderIface;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindShaderIface {\n\tuint32 cid;\n\tSVGAMobId mobid;\n\tuint32 offsetInBytes;\n} SVGA3dCmdDXBindShaderIface;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetSamplers {\n\tuint32 startSampler;\n\tSVGA3dShaderType type;\n\n} SVGA3dCmdDXSetSamplers;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDraw {\n\tuint32 vertexCount;\n\tuint32 startVertexLocation;\n} SVGA3dCmdDXDraw;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDrawIndexed {\n\tuint32 indexCount;\n\tuint32 startIndexLocation;\n\tint32 baseVertexLocation;\n} SVGA3dCmdDXDrawIndexed;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDrawInstanced {\n\tuint32 vertexCountPerInstance;\n\tuint32 instanceCount;\n\tuint32 startVertexLocation;\n\tuint32 startInstanceLocation;\n} SVGA3dCmdDXDrawInstanced;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDrawIndexedInstanced {\n\tuint32 indexCountPerInstance;\n\tuint32 instanceCount;\n\tuint32 startIndexLocation;\n\tint32 baseVertexLocation;\n\tuint32 startInstanceLocation;\n} SVGA3dCmdDXDrawIndexedInstanced;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDrawIndexedInstancedIndirect {\n\tSVGA3dSurfaceId argsBufferSid;\n\tuint32 byteOffsetForArgs;\n} SVGA3dCmdDXDrawIndexedInstancedIndirect;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDrawInstancedIndirect {\n\tSVGA3dSurfaceId argsBufferSid;\n\tuint32 byteOffsetForArgs;\n} SVGA3dCmdDXDrawInstancedIndirect;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDrawAuto {\n\tuint32 pad0;\n} SVGA3dCmdDXDrawAuto;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDispatch {\n\tuint32 threadGroupCountX;\n\tuint32 threadGroupCountY;\n\tuint32 threadGroupCountZ;\n} SVGA3dCmdDXDispatch;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDispatchIndirect {\n\tSVGA3dSurfaceId argsBufferSid;\n\tuint32 byteOffsetForArgs;\n} SVGA3dCmdDXDispatchIndirect;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetInputLayout {\n\tSVGA3dElementLayoutId elementLayoutId;\n} SVGA3dCmdDXSetInputLayout;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dVertexBuffer {\n\tSVGA3dSurfaceId sid;\n\tuint32 stride;\n\tuint32 offset;\n} SVGA3dVertexBuffer;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetVertexBuffers {\n\tuint32 startBuffer;\n\n} SVGA3dCmdDXSetVertexBuffers;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dVertexBuffer_v2 {\n\tSVGA3dSurfaceId sid;\n\tuint32 stride;\n\tuint32 offset;\n\tuint32 sizeInBytes;\n} SVGA3dVertexBuffer_v2;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetVertexBuffers_v2 {\n\tuint32 startBuffer;\n\n} SVGA3dCmdDXSetVertexBuffers_v2;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dVertexBufferOffsetAndSize {\n\tuint32 stride;\n\tuint32 offset;\n\tuint32 sizeInBytes;\n} SVGA3dVertexBufferOffsetAndSize;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetVertexBuffersOffsetAndSize {\n\tuint32 startBuffer;\n\n} SVGA3dCmdDXSetVertexBuffersOffsetAndSize;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetIndexBuffer {\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tuint32 offset;\n} SVGA3dCmdDXSetIndexBuffer;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetIndexBuffer_v2 {\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tuint32 offset;\n\tuint32 sizeInBytes;\n} SVGA3dCmdDXSetIndexBuffer_v2;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetIndexBufferOffsetAndSize {\n\tSVGA3dSurfaceFormat format;\n\tuint32 offset;\n\tuint32 sizeInBytes;\n} SVGA3dCmdDXSetIndexBufferOffsetAndSize;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetTopology {\n\tSVGA3dPrimitiveType topology;\n} SVGA3dCmdDXSetTopology;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetRenderTargets {\n\tSVGA3dDepthStencilViewId depthStencilViewId;\n\n} SVGA3dCmdDXSetRenderTargets;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetBlendState {\n\tSVGA3dBlendStateId blendId;\n\tfloat blendFactor[4];\n\tuint32 sampleMask;\n} SVGA3dCmdDXSetBlendState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetDepthStencilState {\n\tSVGA3dDepthStencilStateId depthStencilId;\n\tuint32 stencilRef;\n} SVGA3dCmdDXSetDepthStencilState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetRasterizerState {\n\tSVGA3dRasterizerStateId rasterizerId;\n} SVGA3dCmdDXSetRasterizerState;\n#pragma pack(pop)\n\n#define SVGA3D_DXQUERY_FLAG_PREDICATEHINT (1 << 0)\ntypedef uint32 SVGA3dDXQueryFlags;\n\n#define SVGADX_QDSTATE_INVALID ((uint8)-1)\n#define SVGADX_QDSTATE_MIN 0\n#define SVGADX_QDSTATE_IDLE 0\n#define SVGADX_QDSTATE_ACTIVE 1\n#define SVGADX_QDSTATE_PENDING 2\n#define SVGADX_QDSTATE_FINISHED 3\n#define SVGADX_QDSTATE_MAX 4\ntypedef uint8 SVGADXQueryDeviceState;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dQueryTypeUint8 type;\n\tuint16 pad0;\n\tSVGADXQueryDeviceState state;\n\tSVGA3dDXQueryFlags flags;\n\tSVGAMobId mobid;\n\tuint32 offset;\n} SVGACOTableDXQueryEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineQuery {\n\tSVGA3dQueryId queryId;\n\tSVGA3dQueryType type;\n\tSVGA3dDXQueryFlags flags;\n} SVGA3dCmdDXDefineQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyQuery {\n\tSVGA3dQueryId queryId;\n} SVGA3dCmdDXDestroyQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindQuery {\n\tSVGA3dQueryId queryId;\n\tSVGAMobId mobid;\n} SVGA3dCmdDXBindQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetQueryOffset {\n\tSVGA3dQueryId queryId;\n\tuint32 mobOffset;\n} SVGA3dCmdDXSetQueryOffset;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBeginQuery {\n\tSVGA3dQueryId queryId;\n} SVGA3dCmdDXBeginQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXEndQuery {\n\tSVGA3dQueryId queryId;\n} SVGA3dCmdDXEndQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXReadbackQuery {\n\tSVGA3dQueryId queryId;\n} SVGA3dCmdDXReadbackQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXMoveQuery {\n\tSVGA3dQueryId queryId;\n\tSVGAMobId mobid;\n\tuint32 mobOffset;\n} SVGA3dCmdDXMoveQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindAllQuery {\n\tuint32 cid;\n\tSVGAMobId mobid;\n} SVGA3dCmdDXBindAllQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXReadbackAllQuery {\n\tuint32 cid;\n} SVGA3dCmdDXReadbackAllQuery;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetPredication {\n\tSVGA3dQueryId queryId;\n\tuint32 predicateValue;\n} SVGA3dCmdDXSetPredication;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dDXSOState {\n\tuint32 offset;\n\tuint32 intOffset;\n\tuint32 dead1;\n\tuint32 dead2;\n} SVGA3dDXSOState;\n#pragma pack(pop)\n\n#define SVGA3D_DX_SO_OFFSET_APPEND ((uint32)~0u)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dSoTarget {\n\tSVGA3dSurfaceId sid;\n\tuint32 offset;\n\tuint32 sizeInBytes;\n} SVGA3dSoTarget;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetSOTargets {\n\tuint32 pad0;\n\n} SVGA3dCmdDXSetSOTargets;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dViewport {\n\tfloat x;\n\tfloat y;\n\tfloat width;\n\tfloat height;\n\tfloat minDepth;\n\tfloat maxDepth;\n} SVGA3dViewport;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetViewports {\n\tuint32 pad0;\n\n} SVGA3dCmdDXSetViewports;\n#pragma pack(pop)\n\n#define SVGA3D_DX_MAX_VIEWPORTS 16\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetScissorRects {\n\tuint32 pad0;\n\n} SVGA3dCmdDXSetScissorRects;\n#pragma pack(pop)\n\n#define SVGA3D_DX_MAX_SCISSORRECTS 16\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXClearRenderTargetView {\n\tSVGA3dRenderTargetViewId renderTargetViewId;\n\tSVGA3dRGBAFloat rgba;\n} SVGA3dCmdDXClearRenderTargetView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXClearDepthStencilView {\n\tuint16 flags;\n\tuint16 stencil;\n\tSVGA3dDepthStencilViewId depthStencilViewId;\n\tfloat depth;\n} SVGA3dCmdDXClearDepthStencilView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredCopyRegion {\n\tSVGA3dSurfaceId dstSid;\n\tuint32 dstSubResource;\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dCopyBox box;\n} SVGA3dCmdDXPredCopyRegion;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredStagingCopyRegion {\n\tSVGA3dSurfaceId dstSid;\n\tuint32 dstSubResource;\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dCopyBox box;\n\tuint8 readback;\n\tuint8 unsynchronized;\n\tuint8 mustBeZero[2];\n} SVGA3dCmdDXPredStagingCopyRegion;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredCopy {\n\tSVGA3dSurfaceId dstSid;\n\tSVGA3dSurfaceId srcSid;\n} SVGA3dCmdDXPredCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredConvertRegion {\n\tSVGA3dSurfaceId dstSid;\n\tuint32 dstSubResource;\n\tSVGA3dBox destBox;\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dBox srcBox;\n} SVGA3dCmdDXPredConvertRegion;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredStagingConvertRegion {\n\tSVGA3dSurfaceId dstSid;\n\tuint32 dstSubResource;\n\tSVGA3dBox destBox;\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dBox srcBox;\n\tuint8 readback;\n\tuint8 unsynchronized;\n\tuint8 mustBeZero[2];\n} SVGA3dCmdDXPredStagingConvertRegion;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredConvert {\n\tSVGA3dSurfaceId dstSid;\n\tSVGA3dSurfaceId srcSid;\n} SVGA3dCmdDXPredConvert;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredStagingConvert {\n\tSVGA3dSurfaceId dstSid;\n\tSVGA3dSurfaceId srcSid;\n\tuint8 readback;\n\tuint8 unsynchronized;\n\tuint8 mustBeZero[2];\n} SVGA3dCmdDXPredStagingConvert;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBufferCopy {\n\tSVGA3dSurfaceId dest;\n\tSVGA3dSurfaceId src;\n\tuint32 destX;\n\tuint32 srcX;\n\tuint32 width;\n} SVGA3dCmdDXBufferCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXStagingBufferCopy {\n\tSVGA3dSurfaceId dest;\n\tSVGA3dSurfaceId src;\n\tuint32 destX;\n\tuint32 srcX;\n\tuint32 width;\n\tuint8 readback;\n\tuint8 unsynchronized;\n\tuint8 mustBeZero[2];\n} SVGA3dCmdDXStagingBufferCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dSurfaceId dstSid;\n\tuint32 dstSubResource;\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dSurfaceFormat copyFormat;\n} SVGA3dCmdDXResolveCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dSurfaceId dstSid;\n\tuint32 dstSubResource;\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dSurfaceFormat copyFormat;\n} SVGA3dCmdDXPredResolveCopy;\n#pragma pack(pop)\n\ntypedef uint32 SVGA3dDXPresentBltMode;\n#define SVGADX_PRESENTBLT_LINEAR (1 << 0)\n#define SVGADX_PRESENTBLT_FORCE_SRC_SRGB (1 << 1)\n#define SVGADX_PRESENTBLT_FORCE_SRC_XRBIAS (1 << 2)\n#define SVGADX_PRESENTBLT_MODE_MAX (1 << 3)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPresentBlt {\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dSurfaceId dstSid;\n\tuint32 destSubResource;\n\tSVGA3dBox boxSrc;\n\tSVGA3dBox boxDest;\n\tSVGA3dDXPresentBltMode mode;\n} SVGA3dCmdDXPresentBlt;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXGenMips {\n\tSVGA3dShaderResourceViewId shaderResourceViewId;\n} SVGA3dCmdDXGenMips;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXUpdateSubResource {\n\tSVGA3dSurfaceId sid;\n\tuint32 subResource;\n\tSVGA3dBox box;\n} SVGA3dCmdDXUpdateSubResource;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXReadbackSubResource {\n\tSVGA3dSurfaceId sid;\n\tuint32 subResource;\n} SVGA3dCmdDXReadbackSubResource;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXInvalidateSubResource {\n\tSVGA3dSurfaceId sid;\n\tuint32 subResource;\n} SVGA3dCmdDXInvalidateSubResource;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXTransferFromBuffer {\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcOffset;\n\tuint32 srcPitch;\n\tuint32 srcSlicePitch;\n\tSVGA3dSurfaceId destSid;\n\tuint32 destSubResource;\n\tSVGA3dBox destBox;\n} SVGA3dCmdDXTransferFromBuffer;\n#pragma pack(pop)\n\n#define SVGA3D_TRANSFER_TO_BUFFER_READBACK (1 << 0)\n#define SVGA3D_TRANSFER_TO_BUFFER_FLAGS_MASK (1 << 0)\ntypedef uint32 SVGA3dTransferToBufferFlags;\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXTransferToBuffer {\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcSubResource;\n\tSVGA3dBox srcBox;\n\tSVGA3dSurfaceId destSid;\n\tuint32 destOffset;\n\tuint32 destPitch;\n\tuint32 destSlicePitch;\n\tSVGA3dTransferToBufferFlags flags;\n} SVGA3dCmdDXTransferToBuffer;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredTransferFromBuffer {\n\tSVGA3dSurfaceId srcSid;\n\tuint32 srcOffset;\n\tuint32 srcPitch;\n\tuint32 srcSlicePitch;\n\tSVGA3dSurfaceId destSid;\n\tuint32 destSubResource;\n\tSVGA3dBox destBox;\n} SVGA3dCmdDXPredTransferFromBuffer;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSurfaceCopyAndReadback {\n\tSVGA3dSurfaceId srcSid;\n\tSVGA3dSurfaceId destSid;\n\tSVGA3dCopyBox box;\n} SVGA3dCmdDXSurfaceCopyAndReadback;\n#pragma pack(pop)\n\ntypedef uint32 SVGADXHintId;\n#define SVGA_DX_HINT_NONE 0\n#define SVGA_DX_HINT_PREFETCH_OBJECT 1\n#define SVGA_DX_HINT_PREEVICT_OBJECT 2\n#define SVGA_DX_HINT_PREFETCH_COBJECT 3\n#define SVGA_DX_HINT_PREEVICT_COBJECT 4\n#define SVGA_DX_HINT_MAX 5\n\n#pragma pack(push, 1)\ntypedef struct SVGAObjectRef {\n\tSVGAOTableType type;\n\tuint32 id;\n} SVGAObjectRef;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGACObjectRef {\n\tSVGACOTableType type;\n\tuint32 cid;\n\tuint32 id;\n} SVGACObjectRef;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXHint {\n\tSVGADXHintId hintId;\n\n} SVGA3dCmdDXHint;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBufferUpdate {\n\tSVGA3dSurfaceId sid;\n\tuint32 x;\n\tuint32 width;\n} SVGA3dCmdDXBufferUpdate;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetConstantBufferOffset {\n\tuint32 slot;\n\tuint32 offsetInBytes;\n} SVGA3dCmdDXSetConstantBufferOffset;\n#pragma pack(pop)\n\ntypedef SVGA3dCmdDXSetConstantBufferOffset SVGA3dCmdDXSetVSConstantBufferOffset;\n\ntypedef SVGA3dCmdDXSetConstantBufferOffset SVGA3dCmdDXSetPSConstantBufferOffset;\n\ntypedef SVGA3dCmdDXSetConstantBufferOffset SVGA3dCmdDXSetGSConstantBufferOffset;\n\ntypedef SVGA3dCmdDXSetConstantBufferOffset SVGA3dCmdDXSetHSConstantBufferOffset;\n\ntypedef SVGA3dCmdDXSetConstantBufferOffset SVGA3dCmdDXSetDSConstantBufferOffset;\n\ntypedef SVGA3dCmdDXSetConstantBufferOffset SVGA3dCmdDXSetCSConstantBufferOffset;\n\n#define SVGA3D_BUFFEREX_SRV_RAW (1 << 0)\n#define SVGA3D_BUFFEREX_SRV_FLAGS_MAX (1 << 1)\n#define SVGA3D_BUFFEREX_SRV_FLAGS_MASK (SVGA3D_BUFFEREX_SRV_FLAGS_MAX - 1)\ntypedef uint32 SVGA3dBufferExFlags;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tunion {\n\t\tstruct {\n\t\t\tuint32 firstElement;\n\t\t\tuint32 numElements;\n\t\t\tuint32 pad0;\n\t\t\tuint32 pad1;\n\t\t} buffer;\n\t\tstruct {\n\t\t\tuint32 mostDetailedMip;\n\t\t\tuint32 firstArraySlice;\n\t\t\tuint32 mipLevels;\n\t\t\tuint32 arraySize;\n\t\t} tex;\n\t\tstruct {\n\t\t\tuint32 firstElement;\n\t\t\tuint32 numElements;\n\t\t\tSVGA3dBufferExFlags flags;\n\t\t\tuint32 pad0;\n\t\t} bufferex;\n\t};\n} SVGA3dShaderResourceViewDesc;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\tSVGA3dShaderResourceViewDesc desc;\n\tuint32 pad;\n} SVGACOTableDXSRViewEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineShaderResourceView {\n\tSVGA3dShaderResourceViewId shaderResourceViewId;\n\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\n\tSVGA3dShaderResourceViewDesc desc;\n} SVGA3dCmdDXDefineShaderResourceView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyShaderResourceView {\n\tSVGA3dShaderResourceViewId shaderResourceViewId;\n} SVGA3dCmdDXDestroyShaderResourceView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dRenderTargetViewDesc {\n\tunion {\n\t\tstruct {\n\t\t\tuint32 firstElement;\n\t\t\tuint32 numElements;\n\t\t\tuint32 padding0;\n\t\t} buffer;\n\t\tstruct {\n\t\t\tuint32 mipSlice;\n\t\t\tuint32 firstArraySlice;\n\t\t\tuint32 arraySize;\n\t\t} tex;\n\t\tstruct {\n\t\t\tuint32 mipSlice;\n\t\t\tuint32 firstW;\n\t\t\tuint32 wSize;\n\t\t} tex3D;\n\t};\n} SVGA3dRenderTargetViewDesc;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\tSVGA3dRenderTargetViewDesc desc;\n\tuint32 pad[2];\n} SVGACOTableDXRTViewEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineRenderTargetView {\n\tSVGA3dRenderTargetViewId renderTargetViewId;\n\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\n\tSVGA3dRenderTargetViewDesc desc;\n} SVGA3dCmdDXDefineRenderTargetView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyRenderTargetView {\n\tSVGA3dRenderTargetViewId renderTargetViewId;\n} SVGA3dCmdDXDestroyRenderTargetView;\n#pragma pack(pop)\n\n#define SVGA3D_DXDSVIEW_CREATE_READ_ONLY_DEPTH 0x01\n#define SVGA3D_DXDSVIEW_CREATE_READ_ONLY_STENCIL 0x02\n#define SVGA3D_DXDSVIEW_CREATE_FLAG_MASK 0x03\ntypedef uint8 SVGA3DCreateDSViewFlags;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\tuint32 mipSlice;\n\tuint32 firstArraySlice;\n\tuint32 arraySize;\n\tSVGA3DCreateDSViewFlags flags;\n\tuint8 pad0;\n\tuint16 pad1;\n\tuint32 pad2;\n} SVGACOTableDXDSViewEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineDepthStencilView {\n\tSVGA3dDepthStencilViewId depthStencilViewId;\n\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\tuint32 mipSlice;\n\tuint32 firstArraySlice;\n\tuint32 arraySize;\n\tSVGA3DCreateDSViewFlags flags;\n\tuint8 pad0;\n\tuint16 pad1;\n} SVGA3dCmdDXDefineDepthStencilView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineDepthStencilView_v2 {\n\tSVGA3dDepthStencilViewId depthStencilViewId;\n\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\tuint32 mipSlice;\n\tuint32 firstArraySlice;\n\tuint32 arraySize;\n\tSVGA3DCreateDSViewFlags flags;\n\tuint8 pad0;\n\tuint16 pad1;\n} SVGA3dCmdDXDefineDepthStencilView_v2;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyDepthStencilView {\n\tSVGA3dDepthStencilViewId depthStencilViewId;\n} SVGA3dCmdDXDestroyDepthStencilView;\n#pragma pack(pop)\n\n#define SVGA3D_UABUFFER_RAW (1 << 0)\n#define SVGA3D_UABUFFER_APPEND (1 << 1)\n#define SVGA3D_UABUFFER_COUNTER (1 << 2)\ntypedef uint32 SVGA3dUABufferFlags;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tunion {\n\t\tstruct {\n\t\t\tuint32 firstElement;\n\t\t\tuint32 numElements;\n\t\t\tSVGA3dUABufferFlags flags;\n\t\t\tuint32 padding0;\n\t\t\tuint32 padding1;\n\t\t} buffer;\n\t\tstruct {\n\t\t\tuint32 mipSlice;\n\t\t\tuint32 firstArraySlice;\n\t\t\tuint32 arraySize;\n\t\t\tuint32 padding0;\n\t\t\tuint32 padding1;\n\t\t} tex;\n\t\tstruct {\n\t\t\tuint32 mipSlice;\n\t\t\tuint32 firstW;\n\t\t\tuint32 wSize;\n\t\t\tuint32 padding0;\n\t\t\tuint32 padding1;\n\t\t} tex3D;\n\t};\n} SVGA3dUAViewDesc;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\tSVGA3dUAViewDesc desc;\n\tuint32 structureCount;\n\tuint32 pad[7];\n} SVGACOTableDXUAViewEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineUAView {\n\tSVGA3dUAViewId uaViewId;\n\n\tSVGA3dSurfaceId sid;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dResourceType resourceDimension;\n\n\tSVGA3dUAViewDesc desc;\n} SVGA3dCmdDXDefineUAView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyUAView {\n\tSVGA3dUAViewId uaViewId;\n} SVGA3dCmdDXDestroyUAView;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXClearUAViewUint {\n\tSVGA3dUAViewId uaViewId;\n\tSVGA3dRGBAUint32 value;\n} SVGA3dCmdDXClearUAViewUint;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXClearUAViewFloat {\n\tSVGA3dUAViewId uaViewId;\n\tSVGA3dRGBAFloat value;\n} SVGA3dCmdDXClearUAViewFloat;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXCopyStructureCount {\n\tSVGA3dUAViewId srcUAViewId;\n\tSVGA3dSurfaceId destSid;\n\tuint32 destByteOffset;\n} SVGA3dCmdDXCopyStructureCount;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetStructureCount {\n\tSVGA3dUAViewId uaViewId;\n\tuint32 structureCount;\n} SVGA3dCmdDXSetStructureCount;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetUAViews {\n\tuint32 uavSpliceIndex;\n\n} SVGA3dCmdDXSetUAViews;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetCSUAViews {\n\tuint32 startIndex;\n\n} SVGA3dCmdDXSetCSUAViews;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dInputElementDesc {\n\tuint32 inputSlot;\n\tuint32 alignedByteOffset;\n\tSVGA3dSurfaceFormat format;\n\tSVGA3dInputClassification inputSlotClass;\n\tuint32 instanceDataStepRate;\n\tuint32 inputRegister;\n} SVGA3dInputElementDesc;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 elid;\n\tuint32 numDescs;\n\tSVGA3dInputElementDesc descs[32];\n\tuint32 pad[62];\n} SVGACOTableDXElementLayoutEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineElementLayout {\n\tSVGA3dElementLayoutId elementLayoutId;\n\n} SVGA3dCmdDXDefineElementLayout;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyElementLayout {\n\tSVGA3dElementLayoutId elementLayoutId;\n} SVGA3dCmdDXDestroyElementLayout;\n#pragma pack(pop)\n\n#define SVGA3D_DX_MAX_RENDER_TARGETS 8\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dDXBlendStatePerRT {\n\tuint8 blendEnable;\n\tuint8 srcBlend;\n\tuint8 destBlend;\n\tuint8 blendOp;\n\tuint8 srcBlendAlpha;\n\tuint8 destBlendAlpha;\n\tuint8 blendOpAlpha;\n\tSVGA3dColorWriteEnable renderTargetWriteMask;\n\tuint8 logicOpEnable;\n\tuint8 logicOp;\n\tuint16 pad0;\n} SVGA3dDXBlendStatePerRT;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint8 alphaToCoverageEnable;\n\tuint8 independentBlendEnable;\n\tuint16 pad0;\n\tSVGA3dDXBlendStatePerRT perRT[SVGA3D_DX_MAX_RENDER_TARGETS];\n\tuint32 pad1[7];\n} SVGACOTableDXBlendStateEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineBlendState {\n\tSVGA3dBlendStateId blendId;\n\tuint8 alphaToCoverageEnable;\n\tuint8 independentBlendEnable;\n\tuint16 pad0;\n\tSVGA3dDXBlendStatePerRT perRT[SVGA3D_DX_MAX_RENDER_TARGETS];\n} SVGA3dCmdDXDefineBlendState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyBlendState {\n\tSVGA3dBlendStateId blendId;\n} SVGA3dCmdDXDestroyBlendState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint8 depthEnable;\n\tSVGA3dDepthWriteMask depthWriteMask;\n\tSVGA3dComparisonFunc depthFunc;\n\tuint8 stencilEnable;\n\tuint8 frontEnable;\n\tuint8 backEnable;\n\tuint8 stencilReadMask;\n\tuint8 stencilWriteMask;\n\n\tuint8 frontStencilFailOp;\n\tuint8 frontStencilDepthFailOp;\n\tuint8 frontStencilPassOp;\n\tSVGA3dComparisonFunc frontStencilFunc;\n\n\tuint8 backStencilFailOp;\n\tuint8 backStencilDepthFailOp;\n\tuint8 backStencilPassOp;\n\tSVGA3dComparisonFunc backStencilFunc;\n} SVGACOTableDXDepthStencilEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineDepthStencilState {\n\tSVGA3dDepthStencilStateId depthStencilId;\n\n\tuint8 depthEnable;\n\tSVGA3dDepthWriteMask depthWriteMask;\n\tSVGA3dComparisonFunc depthFunc;\n\tuint8 stencilEnable;\n\tuint8 frontEnable;\n\tuint8 backEnable;\n\tuint8 stencilReadMask;\n\tuint8 stencilWriteMask;\n\n\tuint8 frontStencilFailOp;\n\tuint8 frontStencilDepthFailOp;\n\tuint8 frontStencilPassOp;\n\tSVGA3dComparisonFunc frontStencilFunc;\n\n\tuint8 backStencilFailOp;\n\tuint8 backStencilDepthFailOp;\n\tuint8 backStencilPassOp;\n\tSVGA3dComparisonFunc backStencilFunc;\n} SVGA3dCmdDXDefineDepthStencilState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyDepthStencilState {\n\tSVGA3dDepthStencilStateId depthStencilId;\n} SVGA3dCmdDXDestroyDepthStencilState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint8 fillMode;\n\tSVGA3dCullMode cullMode;\n\tuint8 frontCounterClockwise;\n\tuint8 provokingVertexLast;\n\tint32 depthBias;\n\tfloat depthBiasClamp;\n\tfloat slopeScaledDepthBias;\n\tuint8 depthClipEnable;\n\tuint8 scissorEnable;\n\tSVGA3dMultisampleRastEnable multisampleEnable;\n\tuint8 antialiasedLineEnable;\n\tfloat lineWidth;\n\tuint8 lineStippleEnable;\n\tuint8 lineStippleFactor;\n\tuint16 lineStipplePattern;\n\tuint8 forcedSampleCount;\n\tuint8 mustBeZero[3];\n} SVGACOTableDXRasterizerStateEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineRasterizerState {\n\tSVGA3dRasterizerStateId rasterizerId;\n\n\tuint8 fillMode;\n\tSVGA3dCullMode cullMode;\n\tuint8 frontCounterClockwise;\n\tuint8 provokingVertexLast;\n\tint32 depthBias;\n\tfloat depthBiasClamp;\n\tfloat slopeScaledDepthBias;\n\tuint8 depthClipEnable;\n\tuint8 scissorEnable;\n\tSVGA3dMultisampleRastEnable multisampleEnable;\n\tuint8 antialiasedLineEnable;\n\tfloat lineWidth;\n\tuint8 lineStippleEnable;\n\tuint8 lineStippleFactor;\n\tuint16 lineStipplePattern;\n} SVGA3dCmdDXDefineRasterizerState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineRasterizerState_v2 {\n\tSVGA3dRasterizerStateId rasterizerId;\n\n\tuint8 fillMode;\n\tSVGA3dCullMode cullMode;\n\tuint8 frontCounterClockwise;\n\tuint8 provokingVertexLast;\n\tint32 depthBias;\n\tfloat depthBiasClamp;\n\tfloat slopeScaledDepthBias;\n\tuint8 depthClipEnable;\n\tuint8 scissorEnable;\n\tSVGA3dMultisampleRastEnable multisampleEnable;\n\tuint8 antialiasedLineEnable;\n\tfloat lineWidth;\n\tuint8 lineStippleEnable;\n\tuint8 lineStippleFactor;\n\tuint16 lineStipplePattern;\n\tuint32 forcedSampleCount;\n} SVGA3dCmdDXDefineRasterizerState_v2;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyRasterizerState {\n\tSVGA3dRasterizerStateId rasterizerId;\n} SVGA3dCmdDXDestroyRasterizerState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tSVGA3dFilter filter;\n\tuint8 addressU;\n\tuint8 addressV;\n\tuint8 addressW;\n\tuint8 pad0;\n\tfloat mipLODBias;\n\tuint8 maxAnisotropy;\n\tSVGA3dComparisonFunc comparisonFunc;\n\tuint16 pad1;\n\tSVGA3dRGBAFloat borderColor;\n\tfloat minLOD;\n\tfloat maxLOD;\n\tuint32 pad2[6];\n} SVGACOTableDXSamplerEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineSamplerState {\n\tSVGA3dSamplerId samplerId;\n\tSVGA3dFilter filter;\n\tuint8 addressU;\n\tuint8 addressV;\n\tuint8 addressW;\n\tuint8 pad0;\n\tfloat mipLODBias;\n\tuint8 maxAnisotropy;\n\tSVGA3dComparisonFunc comparisonFunc;\n\tuint16 pad1;\n\tSVGA3dRGBAFloat borderColor;\n\tfloat minLOD;\n\tfloat maxLOD;\n} SVGA3dCmdDXDefineSamplerState;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroySamplerState {\n\tSVGA3dSamplerId samplerId;\n} SVGA3dCmdDXDestroySamplerState;\n#pragma pack(pop)\n\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_UNDEFINED 0\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_POSITION 1\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_CLIP_DISTANCE 2\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_CULL_DISTANCE 3\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_RENDER_TARGET_ARRAY_INDEX 4\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_VIEWPORT_ARRAY_INDEX 5\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_VERTEX_ID 6\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_PRIMITIVE_ID 7\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_INSTANCE_ID 8\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_IS_FRONT_FACE 9\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_SAMPLE_INDEX 10\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_QUAD_U_EQ_0_EDGE_TESSFACTOR 11\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_QUAD_V_EQ_0_EDGE_TESSFACTOR 12\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_QUAD_U_EQ_1_EDGE_TESSFACTOR 13\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_QUAD_V_EQ_1_EDGE_TESSFACTOR 14\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_QUAD_U_INSIDE_TESSFACTOR 15\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_QUAD_V_INSIDE_TESSFACTOR 16\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_TRI_U_EQ_0_EDGE_TESSFACTOR 17\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_TRI_V_EQ_0_EDGE_TESSFACTOR 18\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_TRI_W_EQ_0_EDGE_TESSFACTOR 19\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_TRI_INSIDE_TESSFACTOR 20\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_LINE_DETAIL_TESSFACTOR 21\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_FINAL_LINE_DENSITY_TESSFACTOR 22\n#define SVGADX_SIGNATURE_SEMANTIC_NAME_MAX 23\ntypedef uint32 SVGA3dDXSignatureSemanticName;\n\n#define SVGADX_SIGNATURE_REGISTER_COMPONENT_UNKNOWN 0\ntypedef uint32 SVGA3dDXSignatureRegisterComponentType;\n\n#define SVGADX_SIGNATURE_MIN_PRECISION_DEFAULT 0\ntypedef uint32 SVGA3dDXSignatureMinPrecision;\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dDXSignatureEntry {\n\tuint32 registerIndex;\n\tSVGA3dDXSignatureSemanticName semanticName;\n\tuint32 mask;\n\tSVGA3dDXSignatureRegisterComponentType componentType;\n\tSVGA3dDXSignatureMinPrecision minPrecision;\n} SVGA3dDXShaderSignatureEntry;\n#pragma pack(pop)\n\n#define SVGADX_SIGNATURE_HEADER_VERSION_0 0x08a92d12\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dDXSignatureHeader {\n\tuint32 headerVersion;\n\tuint32 numInputSignatures;\n\tuint32 numOutputSignatures;\n\tuint32 numPatchConstantSignatures;\n} SVGA3dDXShaderSignatureHeader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineShader {\n\tSVGA3dShaderId shaderId;\n\tSVGA3dShaderType type;\n\tuint32 sizeInBytes;\n} SVGA3dCmdDXDefineShader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGACOTableDXShaderEntry {\n\tSVGA3dShaderType type;\n\tuint32 sizeInBytes;\n\tuint32 offsetInBytes;\n\tSVGAMobId mobid;\n\tuint32 pad[4];\n} SVGACOTableDXShaderEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyShader {\n\tSVGA3dShaderId shaderId;\n} SVGA3dCmdDXDestroyShader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindShader {\n\tuint32 cid;\n\tuint32 shid;\n\tSVGAMobId mobid;\n\tuint32 offsetInBytes;\n} SVGA3dCmdDXBindShader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindAllShader {\n\tuint32 cid;\n\tSVGAMobId mobid;\n} SVGA3dCmdDXBindAllShader;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXCondBindAllShader {\n\tuint32 cid;\n\tSVGAMobId testMobid;\n\tSVGAMobId mobid;\n} SVGA3dCmdDXCondBindAllShader;\n#pragma pack(pop)\n\n#define SVGA3D_MAX_DX10_STREAMOUT_DECLS 64\n#define SVGA3D_MAX_STREAMOUT_DECLS 512\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dStreamOutputDeclarationEntry {\n\tuint32 outputSlot;\n\tuint32 registerIndex;\n\tuint8 registerMask;\n\tuint8 pad0;\n\tuint16 pad1;\n\tuint32 stream;\n} SVGA3dStreamOutputDeclarationEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGAOTableStreamOutputEntry {\n\tuint32 numOutputStreamEntries;\n\tSVGA3dStreamOutputDeclarationEntry decl[SVGA3D_MAX_DX10_STREAMOUT_DECLS];\n\tuint32 streamOutputStrideInBytes[SVGA3D_DX_MAX_SOTARGETS];\n\tuint32 rasterizedStream;\n\tuint32 numOutputStreamStrides;\n\tuint32 mobid;\n\tuint32 offsetInBytes;\n\tuint8 usesMob;\n\tuint8 pad0;\n\tuint16 pad1;\n\tuint32 pad2[246];\n} SVGACOTableDXStreamOutputEntry;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineStreamOutput {\n\tSVGA3dStreamOutputId soid;\n\tuint32 numOutputStreamEntries;\n\tSVGA3dStreamOutputDeclarationEntry decl[SVGA3D_MAX_DX10_STREAMOUT_DECLS];\n\tuint32 streamOutputStrideInBytes[SVGA3D_DX_MAX_SOTARGETS];\n\tuint32 rasterizedStream;\n} SVGA3dCmdDXDefineStreamOutput;\n#pragma pack(pop)\n\n#define SVGA3D_DX_SO_NO_RASTERIZED_STREAM 0xFFFFFFFF\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDefineStreamOutputWithMob {\n\tSVGA3dStreamOutputId soid;\n\tuint32 numOutputStreamEntries;\n\tuint32 numOutputStreamStrides;\n\tuint32 streamOutputStrideInBytes[SVGA3D_DX_MAX_SOTARGETS];\n\tuint32 rasterizedStream;\n} SVGA3dCmdDXDefineStreamOutputWithMob;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXBindStreamOutput {\n\tSVGA3dStreamOutputId soid;\n\tuint32 mobid;\n\tuint32 offsetInBytes;\n\tuint32 sizeInBytes;\n} SVGA3dCmdDXBindStreamOutput;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXDestroyStreamOutput {\n\tSVGA3dStreamOutputId soid;\n} SVGA3dCmdDXDestroyStreamOutput;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetStreamOutput {\n\tSVGA3dStreamOutputId soid;\n} SVGA3dCmdDXSetStreamOutput;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetMinLOD {\n\tSVGA3dSurfaceId sid;\n\tfloat minLOD;\n} SVGA3dCmdDXSetMinLOD;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint64 value;\n\tuint32 mobId;\n\tuint32 mobOffset;\n} SVGA3dCmdDXMobFence64;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXSetCOTable {\n\tuint32 cid;\n\tuint32 mobid;\n\tSVGACOTableType type;\n\tuint32 validSizeInBytes;\n} SVGA3dCmdDXSetCOTable;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXGrowCOTable {\n\tuint32 cid;\n\tuint32 mobid;\n\tSVGACOTableType type;\n\tuint32 validSizeInBytes;\n} SVGA3dCmdDXGrowCOTable;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXReadbackCOTable {\n\tuint32 cid;\n\tSVGACOTableType type;\n} SVGA3dCmdDXReadbackCOTable;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXCopyCOTableIntoMob {\n\tuint32 cid;\n\tSVGACOTableType type;\n\tuint32 mobid;\n} SVGA3dCmdDXCopyCOTableIntoMob;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXPredStagingCopy {\n\tSVGA3dSurfaceId dstSid;\n\tSVGA3dSurfaceId srcSid;\n\tuint8 readback;\n\tuint8 unsynchronized;\n\tuint8 mustBeZero[2];\n\n} SVGA3dCmdDXPredStagingCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCmdDXStagingCopy {\n\tSVGA3dSurfaceId dstSid;\n\tSVGA3dSurfaceId srcSid;\n\tuint8 readback;\n\tuint8 unsynchronized;\n\tuint8 mustBeZero[2];\n\n} SVGA3dCmdDXStagingCopy;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCOTableData {\n\tuint32 mobid;\n} SVGA3dCOTableData;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dBufferBinding {\n\tuint32 bufferId;\n\tuint32 stride;\n\tuint32 offset;\n} SVGA3dBufferBinding;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dConstantBufferBinding {\n\tuint32 sid;\n\tuint32 offsetInBytes;\n\tuint32 sizeInBytes;\n} SVGA3dConstantBufferBinding;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGADXInputAssemblyMobFormat {\n\tuint32 layoutId;\n\tSVGA3dBufferBinding vertexBuffers[SVGA3D_DX_MAX_VERTEXBUFFERS];\n\tuint32 indexBufferSid;\n\tuint32 pad;\n\tuint32 indexBufferOffset;\n\tuint32 indexBufferFormat;\n\tuint32 topology;\n} SVGADXInputAssemblyMobFormat;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGADXContextMobFormat {\n\tSVGADXInputAssemblyMobFormat inputAssembly;\n\n\tstruct {\n\t\tuint32 blendStateId;\n\t\tuint32 blendFactor[4];\n\t\tuint32 sampleMask;\n\t\tuint32 depthStencilStateId;\n\t\tuint32 stencilRef;\n\t\tuint32 rasterizerStateId;\n\t\tuint32 depthStencilViewId;\n\t\tuint32 renderTargetViewIds[SVGA3D_DX_MAX_RENDER_TARGETS];\n\t} renderState;\n\n\tuint32 pad0[8];\n\n\tstruct {\n\t\tuint32 targets[SVGA3D_DX_MAX_SOTARGETS];\n\t\tuint32 soid;\n\t} streamOut;\n\n\tuint32 pad1[10];\n\n\tuint32 uavSpliceIndex;\n\n\tuint8 numViewports;\n\tuint8 numScissorRects;\n\tuint16 pad2[1];\n\n\tuint32 pad3[3];\n\n\tSVGA3dViewport viewports[SVGA3D_DX_MAX_VIEWPORTS];\n\tuint32 pad4[32];\n\n\tSVGASignedRect scissorRects[SVGA3D_DX_MAX_SCISSORRECTS];\n\tuint32 pad5[64];\n\n\tstruct {\n\t\tuint32 queryID;\n\t\tuint32 value;\n\t} predication;\n\n\tSVGAMobId shaderIfaceMobid;\n\tuint32 shaderIfaceOffset;\n\tstruct {\n\t\tuint32 shaderId;\n\t\tSVGA3dConstantBufferBinding\n\t\t\tconstantBuffers[SVGA3D_DX_MAX_CONSTBUFFERS];\n\t\tuint32 shaderResources[SVGA3D_DX_MAX_SRVIEWS];\n\t\tuint32 samplers[SVGA3D_DX_MAX_SAMPLERS];\n\t} shaderState[SVGA3D_NUM_SHADERTYPE];\n\tuint32 pad6[26];\n\n\tSVGA3dQueryId queryID[SVGA3D_MAX_QUERY];\n\n\tSVGA3dCOTableData cotables[SVGA_COTABLE_MAX];\n\n\tuint32 pad7[64];\n\n\tuint32 uaViewIds[SVGA3D_DX11_1_MAX_UAVIEWS];\n\tuint32 csuaViewIds[SVGA3D_DX11_1_MAX_UAVIEWS];\n\n\tuint32 pad8[188];\n} SVGADXContextMobFormat;\n#pragma pack(pop)\n\n#define SVGA3D_DX_MAX_CLASS_INSTANCES_PADDED 256\n\n#pragma pack(push, 1)\ntypedef struct SVGADXShaderIfaceMobFormat {\n\tstruct {\n\t\tuint32 numClassInstances;\n\t\tuint32 iface[SVGA3D_DX_MAX_CLASS_INSTANCES_PADDED];\n\t\tSVGA3dIfaceData data[SVGA3D_DX_MAX_CLASS_INSTANCES_PADDED];\n\t} shaderIfaceState[SVGA3D_NUM_SHADERTYPE];\n\n\tuint32 pad0[1018];\n} SVGADXShaderIfaceMobFormat;\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}