;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SUB #-2, @3
	SUB 421, 1
	SUB #-0, -9
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, -742
	MOV -9, <-20
	DJN -1, -320
	ADD 710, 30
	MOV -7, <-20
	MOV -7, <-20
	ADD 710, 30
	SUB #0, -9
	SPL 100, 10
	ADD 210, 30
	DJN 412, 710
	SUB #2, @23
	SUB <0, @2
	DJN 412, 710
	DJN 412, 710
	ADD -130, 9
	SUB #0, -5
	SUB #-0, -9
	SUB <0, @2
	SPL 0, <-24
	SPL 300, 90
	SUB <0, @-2
	SUB <0, @2
	SPL 100, 10
	SLT 1, <0
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	DJN -1, @-20
	SUB #30, <9
	SUB #30, <9
	SUB 421, 1
	CMP 290, 90
	SUB 421, 1
	SPL -9, @-12
	SPL -9, @-12
	SUB 421, 1
	SUB 421, 1
	ADD 0, 100
	SPL -9, @-12
	SLT 1, <0
	SUB #-2, @3
	SUB #-2, @3
	SPL -9, @-12
	SPL -9, @-12
	SPL -9, @-12
