BIN_OP_AND_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 29 :
BIN_OP_AND_uint1_t_uint1_t main: pong_vga_datapath MaxInputWidth= 1 num_instances= 24 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_hit_floor[pong_h_l201_c11_7408]/BIN_OP_AND[pong_h_l113_c11_abd3]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_hit_roof[pong_h_l196_c6_64ac]/BIN_OP_AND[pong_h_l107_c11_895c]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_in_l_goal[pong_h_l208_c6_72e2]/BIN_OP_AND[pong_h_l95_c11_9811]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_in_r_goal[pong_h_l224_c11_486a]/BIN_OP_AND[pong_h_l101_c11_6b74]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_AND[pong_h_l134_c6_7e62]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_AND[pong_h_l141_c11_b901]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_AND[pong_h_l134_c6_7e62]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_AND[pong_h_l141_c11_b901]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_AND[rect_h_l11_c8_618d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_AND[rect_h_l11_c8_995e]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_AND[rect_h_l12_c8_d497]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_AND[rect_h_l11_c8_618d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_AND[rect_h_l11_c8_995e]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_AND[rect_h_l12_c8_d497]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_AND[rect_h_l11_c8_618d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_AND[rect_h_l11_c8_995e]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_AND[rect_h_l12_c8_d497]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l189_c7_f39e]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l193_c23_41c9]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l194_c21_2fdf]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l206_c3_3280]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l215_c9_cc7e]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l224_c9_0024]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_AND[vga_timing_h_l233_c9_c770]
BIN_OP_AND_uint1_t_uint1_t main: uart_rx_mac MaxInputWidth= 1 num_instances= 4 :
uart_rx_mac/BIN_OP_AND[uart_mac_c_l42_c5_ec20]
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/BIN_OP_AND[uart_mac_h_l193_c548_fc9c]
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/BIN_OP_AND[uart_mac_h_l193_c683_5ddf]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_AND[uart_mac_h_l103_c16_96b3]
BIN_OP_AND_uint1_t_uint1_t main: uart_tx_mac MaxInputWidth= 1 num_instances= 1 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/BIN_OP_AND[uart_mac_h_l196_c570_406d]

BIN_OP_EQ_uint12_t_uint10_t MaxInputWidth= 12 num_instances= 5 :
BIN_OP_EQ_uint12_t_uint10_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 5 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l194_c21_be57]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l233_c37_ce30]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l233_c9_a909]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l237_c13_d615]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l242_c8_1f34]

BIN_OP_EQ_uint12_t_uint1_t MaxInputWidth= 12 num_instances= 3 :
BIN_OP_EQ_uint12_t_uint1_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 3 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_hit_roof[pong_h_l196_c6_64ac]/BIN_OP_EQ[pong_h_l107_c33_4b15]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l193_c23_2344]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l193_c41_c384]

BIN_OP_EQ_uint12_t_uint9_t MaxInputWidth= 12 num_instances= 1 :
BIN_OP_EQ_uint12_t_uint9_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 1 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l194_c46_dfb3]

BIN_OP_EQ_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 3 :
BIN_OP_EQ_uint1_t_uint1_t main: pong_vga_datapath MaxInputWidth= 1 num_instances= 2 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_hit_roof[pong_h_l196_c6_64ac]/BIN_OP_EQ[pong_h_l107_c11_5cb7]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_in_l_goal[pong_h_l208_c6_72e2]/BIN_OP_EQ[pong_h_l95_c11_818e]
BIN_OP_EQ_uint1_t_uint1_t main: uart_rx_mac MaxInputWidth= 1 num_instances= 1 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_EQ[uart_mac_h_l68_c8_4276]

BIN_OP_EQ_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
BIN_OP_EQ_uint2_t_uint2_t main: uart_rx_mac MaxInputWidth= 2 num_instances= 3 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_EQ[uart_mac_h_l55_c6_d0b4]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_EQ[uart_mac_h_l65_c11_af15]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_EQ[uart_mac_h_l81_c11_1a71]
BIN_OP_EQ_uint2_t_uint2_t main: uart_tx_mac MaxInputWidth= 2 num_instances= 4 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_EQ[uart_mac_h_l131_c6_af5f]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_EQ[uart_mac_h_l143_c6_a5c0]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_EQ[uart_mac_h_l156_c11_4ed0]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_EQ[uart_mac_h_l178_c11_d906]

BIN_OP_EQ_uint32_t_uint3_t MaxInputWidth= 32 num_instances= 1 :
BIN_OP_EQ_uint32_t_uint3_t main: uart_tx_mac MaxInputWidth= 32 num_instances= 1 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/BIN_OP_EQ[uart_mac_h_l196_c588_d460]

BIN_OP_EQ_uint32_t_uint4_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_EQ_uint32_t_uint4_t main: uart_rx_mac MaxInputWidth= 32 num_instances= 1 :
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/BIN_OP_EQ[uart_mac_h_l193_c913_53e9]
BIN_OP_EQ_uint32_t_uint4_t main: uart_tx_mac MaxInputWidth= 32 num_instances= 1 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/BIN_OP_EQ[uart_mac_h_l196_c872_da9b]

BIN_OP_EQ_uint4_t_uint4_t MaxInputWidth= 4 num_instances= 2 :
BIN_OP_EQ_uint4_t_uint4_t main: uart_rx_mac MaxInputWidth= 4 num_instances= 1 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_EQ[uart_mac_h_l96_c10_30f2]
BIN_OP_EQ_uint4_t_uint4_t main: uart_tx_mac MaxInputWidth= 4 num_instances= 1 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_EQ[uart_mac_h_l170_c10_07e5]

BIN_OP_EQ_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_EQ_uint8_t_uint1_t main: pong_vga_datapath MaxInputWidth= 8 num_instances= 1 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_EQ[vga_timing_h_l205_c20_92fd]

BIN_OP_EQ_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 4 :
BIN_OP_EQ_uint8_t_uint8_t main: pong_vga_datapath MaxInputWidth= 8 num_instances= 4 :
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/BIN_OP_EQ[pong_top_c_l35_c8_2c7c]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/BIN_OP_EQ[pong_top_c_l37_c14_6b23]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/BIN_OP_EQ[pong_top_c_l39_c14_b67a]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/BIN_OP_EQ[pong_top_c_l41_c14_aa8a]

BIN_OP_GTE_uint12_t_uint10_t MaxInputWidth= 12 num_instances= 1 :
BIN_OP_GTE_uint12_t_uint10_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 1 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_GTE[vga_timing_h_l215_c9_778a]

BIN_OP_GTE_uint12_t_uint12_t MaxInputWidth= 12 num_instances= 6 :
BIN_OP_GTE_uint12_t_uint12_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 6 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_GTE[rect_h_l11_c8_141d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_GTE[rect_h_l12_c8_4e89]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_GTE[rect_h_l11_c8_141d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_GTE[rect_h_l12_c8_4e89]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_GTE[rect_h_l11_c8_141d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_GTE[rect_h_l12_c8_4e89]

BIN_OP_GTE_uint12_t_uint2_t MaxInputWidth= 12 num_instances= 2 :
BIN_OP_GTE_uint12_t_uint2_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 2 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_GTE[pong_h_l136_c8_c60a]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_GTE[pong_h_l136_c8_c60a]

BIN_OP_GTE_uint12_t_uint9_t MaxInputWidth= 12 num_instances= 2 :
BIN_OP_GTE_uint12_t_uint9_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 2 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_hit_floor[pong_h_l201_c11_7408]/BIN_OP_GTE[pong_h_l113_c33_a3b1]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_GTE[vga_timing_h_l224_c9_1aa9]

BIN_OP_GTE_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_GTE_uint16_t_uint16_t main: uart_rx_mac MaxInputWidth= 16 num_instances= 2 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_GTE[uart_mac_h_l72_c10_99f0]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_GTE[uart_mac_h_l85_c8_e975]

BIN_OP_GTE_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 3 :
BIN_OP_GTE_uint16_t_uint8_t main: uart_tx_mac MaxInputWidth= 16 num_instances= 3 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_GTE[uart_mac_h_l148_c8_ce73]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_GTE[uart_mac_h_l161_c8_777f]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_GTE[uart_mac_h_l183_c8_4a7b]

BIN_OP_GTE_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 1 :
BIN_OP_GTE_uint32_t_uint32_t main: pong_vga_datapath MaxInputWidth= 32 num_instances= 1 :
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/BIN_OP_GTE[pong_top_c_l22_c6_5b30]

BIN_OP_GT_uint12_t_uint12_t MaxInputWidth= 12 num_instances= 10 :
BIN_OP_GT_uint12_t_uint12_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 10 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/BIN_OP_GT[rect_h_l66_c8_1835]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/BIN_OP_GT[rect_h_l81_c8_ae06]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/BIN_OP_GT[rect_h_l66_c8_1835]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/BIN_OP_GT[rect_h_l81_c8_ae06]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/BIN_OP_GT[rect_h_l66_c8_1835]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/BIN_OP_GT[rect_h_l81_c8_ae06]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_GT[rect_h_l41_c59_8306]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_GT[rect_h_l41_c82_a127]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_GT[rect_h_l41_c59_8306]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_GT[rect_h_l41_c82_a127]

BIN_OP_GT_uint12_t_uint1_t MaxInputWidth= 12 num_instances= 2 :
BIN_OP_GT_uint12_t_uint1_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 2 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_paddle_inc_vel_pong_h_l215_l231_DUPLICATE_7bb6/BIN_OP_GT[pong_h_l120_c6_90e2]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_paddle_inc_vel_pong_h_l215_l231_DUPLICATE_7bb6/BIN_OP_GT[pong_h_l124_c6_b928]

BIN_OP_GT_uint13_t_uint10_t MaxInputWidth= 13 num_instances= 1 :
BIN_OP_GT_uint13_t_uint10_t main: pong_vga_datapath MaxInputWidth= 13 num_instances= 1 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_in_r_goal[pong_h_l224_c11_486a]/BIN_OP_GT[pong_h_l101_c34_7227]

BIN_OP_LTE_uint13_t_uint9_t MaxInputWidth= 13 num_instances= 2 :
BIN_OP_LTE_uint13_t_uint9_t main: pong_vga_datapath MaxInputWidth= 13 num_instances= 2 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_LTE[pong_h_l143_c9_658c]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_LTE[pong_h_l143_c9_658c]

BIN_OP_LT_uint12_t_uint10_t MaxInputWidth= 12 num_instances= 2 :
BIN_OP_LT_uint12_t_uint10_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 2 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_LT[vga_timing_h_l189_c7_cbb1]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_LT[vga_timing_h_l215_c42_090f]

BIN_OP_LT_uint12_t_uint12_t MaxInputWidth= 12 num_instances= 4 :
BIN_OP_LT_uint12_t_uint12_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 4 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_LT[rect_h_l41_c13_4e64]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_LT[rect_h_l41_c36_19b6]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_LT[rect_h_l41_c13_4e64]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_LT[rect_h_l41_c36_19b6]

BIN_OP_LT_uint12_t_uint13_t MaxInputWidth= 13 num_instances= 6 :
BIN_OP_LT_uint12_t_uint13_t main: pong_vga_datapath MaxInputWidth= 13 num_instances= 6 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_LT[rect_h_l11_c33_4f54]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_LT[rect_h_l12_c33_21a2]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_LT[rect_h_l11_c33_4f54]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_LT[rect_h_l12_c33_21a2]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_LT[rect_h_l11_c33_4f54]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_LT[rect_h_l12_c33_21a2]

BIN_OP_LT_uint12_t_uint5_t MaxInputWidth= 12 num_instances= 1 :
BIN_OP_LT_uint12_t_uint5_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 1 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_in_l_goal[pong_h_l208_c6_72e2]/BIN_OP_LT[pong_h_l95_c33_88dd]

BIN_OP_LT_uint12_t_uint9_t MaxInputWidth= 12 num_instances= 2 :
BIN_OP_LT_uint12_t_uint9_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 2 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_LT[vga_timing_h_l189_c28_b9de]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_LT[vga_timing_h_l224_c42_d6ea]

BIN_OP_MINUS_uint12_t_uint12_t MaxInputWidth= 12 num_instances= 6 :
BIN_OP_MINUS_uint12_t_uint12_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 6 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/BIN_OP_MINUS[rect_h_l68_c26_fc74]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/BIN_OP_MINUS[rect_h_l83_c26_b559]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/BIN_OP_MINUS[rect_h_l68_c26_fc74]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/BIN_OP_MINUS[rect_h_l83_c26_b559]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/BIN_OP_MINUS[rect_h_l68_c26_fc74]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/BIN_OP_MINUS[rect_h_l83_c26_b559]

BIN_OP_MINUS_uint12_t_uint2_t MaxInputWidth= 12 num_instances= 2 :
BIN_OP_MINUS_uint12_t_uint2_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 2 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_MINUS[pong_h_l138_c7_b407]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_MINUS[pong_h_l138_c7_b407]

BIN_OP_OR_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 7 :
BIN_OP_OR_uint1_t_uint1_t main: pong_vga_datapath MaxInputWidth= 1 num_instances= 6 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_OR[rect_h_l41_c13_57be]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_OR[rect_h_l41_c13_a726]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_OR[rect_h_l41_c13_f744]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_OR[rect_h_l41_c13_57be]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_OR[rect_h_l41_c13_a726]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_OR[rect_h_l41_c13_f744]
BIN_OP_OR_uint1_t_uint1_t main: uart_tx_mac MaxInputWidth= 1 num_instances= 1 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/BIN_OP_OR[uart_mac_h_l196_c630_7b03]

BIN_OP_PLUS_uint12_t_uint12_t MaxInputWidth= 12 num_instances= 20 :
BIN_OP_PLUS_uint12_t_uint12_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 20 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/BIN_OP_PLUS[rect_h_l62_c24_2d40]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/BIN_OP_PLUS[rect_h_l77_c24_a30a]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/BIN_OP_PLUS[rect_h_l62_c24_2d40]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/BIN_OP_PLUS[rect_h_l77_c24_a30a]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/BIN_OP_PLUS[rect_h_l62_c24_2d40]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/BIN_OP_PLUS[rect_h_l77_c24_a30a]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_PLUS[rect_h_l32_c23_c8bd]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_PLUS[rect_h_l34_c24_dbca]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_PLUS[rect_h_l37_c23_c971]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/BIN_OP_PLUS[rect_h_l39_c24_49d1]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_PLUS[rect_h_l32_c23_c8bd]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_PLUS[rect_h_l34_c24_dbca]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_PLUS[rect_h_l37_c23_c971]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/BIN_OP_PLUS[rect_h_l39_c24_49d1]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_PLUS[rect_h_l11_c42_a3de]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/BIN_OP_PLUS[rect_h_l12_c42_1210]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_PLUS[rect_h_l11_c42_a3de]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/BIN_OP_PLUS[rect_h_l12_c42_1210]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_PLUS[rect_h_l11_c42_a3de]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/BIN_OP_PLUS[rect_h_l12_c42_1210]

BIN_OP_PLUS_uint12_t_uint1_t MaxInputWidth= 12 num_instances= 4 :
BIN_OP_PLUS_uint12_t_uint1_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 4 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_paddle_inc_vel_pong_h_l215_l231_DUPLICATE_7bb6/BIN_OP_PLUS[pong_h_l122_c5_8b60]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_paddle_inc_vel_pong_h_l215_l231_DUPLICATE_7bb6/BIN_OP_PLUS[pong_h_l126_c5_f29b]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_PLUS[vga_timing_h_l239_c20_31c1]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_PLUS[vga_timing_h_l248_c20_d6ea]

BIN_OP_PLUS_uint12_t_uint2_t MaxInputWidth= 12 num_instances= 4 :
BIN_OP_PLUS_uint12_t_uint2_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 4 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_PLUS[pong_h_l143_c9_2fd0]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/BIN_OP_PLUS[pong_h_l145_c7_2c01]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_PLUS[pong_h_l143_c9_2fd0]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/BIN_OP_PLUS[pong_h_l145_c7_2c01]

BIN_OP_PLUS_uint12_t_uint4_t MaxInputWidth= 12 num_instances= 1 :
BIN_OP_PLUS_uint12_t_uint4_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 1 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_in_r_goal[pong_h_l224_c11_486a]/BIN_OP_PLUS[pong_h_l101_c34_f5be]

BIN_OP_PLUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 5 :
BIN_OP_PLUS_uint16_t_uint1_t main: uart_rx_mac MaxInputWidth= 16 num_instances= 2 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_PLUS[uart_mac_h_l71_c7_1a20]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_PLUS[uart_mac_h_l84_c5_f6b8]
BIN_OP_PLUS_uint16_t_uint1_t main: uart_tx_mac MaxInputWidth= 16 num_instances= 3 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_PLUS[uart_mac_h_l147_c5_69c1]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_PLUS[uart_mac_h_l160_c5_2d87]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_PLUS[uart_mac_h_l182_c5_8e82]

BIN_OP_PLUS_uint23_t_uint1_t MaxInputWidth= 23 num_instances= 1 :
BIN_OP_PLUS_uint23_t_uint1_t main: blinky_main MaxInputWidth= 23 num_instances= 1 :
blinky_main/BIN_OP_PLUS[pong_top_c_l78_c3_19f4]

BIN_OP_PLUS_uint32_t_uint1_t MaxInputWidth= 32 num_instances= 3 :
BIN_OP_PLUS_uint32_t_uint1_t main: pong_vga_datapath MaxInputWidth= 32 num_instances= 1 :
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/BIN_OP_PLUS[pong_top_c_l21_c3_d64a]
BIN_OP_PLUS_uint32_t_uint1_t main: uart_rx_mac MaxInputWidth= 32 num_instances= 1 :
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/BIN_OP_PLUS[uart_mac_h_l193_c874_7614]
BIN_OP_PLUS_uint32_t_uint1_t main: uart_tx_mac MaxInputWidth= 32 num_instances= 1 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/BIN_OP_PLUS[uart_mac_h_l196_c851_1349]

BIN_OP_PLUS_uint4_t_uint1_t MaxInputWidth= 4 num_instances= 2 :
BIN_OP_PLUS_uint4_t_uint1_t main: uart_rx_mac MaxInputWidth= 4 num_instances= 1 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/BIN_OP_PLUS[uart_mac_h_l93_c7_2e5b]
BIN_OP_PLUS_uint4_t_uint1_t main: uart_tx_mac MaxInputWidth= 4 num_instances= 1 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/BIN_OP_PLUS[uart_mac_h_l168_c7_0549]

BIN_OP_PLUS_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_PLUS_uint8_t_uint1_t main: pong_vga_datapath MaxInputWidth= 8 num_instances= 1 :
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/BIN_OP_PLUS[vga_timing_h_l210_c5_5c26]

CONST_SR_0_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_0_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_0_CONST_SR_0[uart_mac_c_l57_c118_b0ef]

CONST_SR_1_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_1_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_1_CONST_SR_1[uart_mac_c_l57_c118_b0ef]

CONST_SR_22_uint23_t MaxInputWidth= 23 num_instances= 1 :
CONST_SR_22_uint23_t main: blinky_main MaxInputWidth= 23 num_instances= 1 :
blinky_main/CONST_SR_22[pong_top_c_l77_c11_7e8c]

CONST_SR_2_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_2_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_2_CONST_SR_2[uart_mac_c_l57_c118_b0ef]

CONST_SR_3_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_3_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_3_CONST_SR_3[uart_mac_c_l57_c118_b0ef]

CONST_SR_4_uint8_t MaxInputWidth= 8 num_instances= 4 :
CONST_SR_4_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_4_CONST_SR_4[uart_mac_c_l57_c118_b0ef]
CONST_SR_4_uint8_t main: vga_4b_connect MaxInputWidth= 8 num_instances= 3 :
vga_4b_connect/CONST_SR_4[vga_wires_4b_c_l17_c15_b50a]
vga_4b_connect/CONST_SR_4[vga_wires_4b_c_l18_c15_2211]
vga_4b_connect/CONST_SR_4[vga_wires_4b_c_l19_c15_1bb7]

CONST_SR_5_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_5_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_5_CONST_SR_5[uart_mac_c_l57_c118_b0ef]

CONST_SR_6_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_6_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_6_CONST_SR_6[uart_mac_c_l57_c118_b0ef]

CONST_SR_7_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_7_uint8_t main: uart_tx_mac MaxInputWidth= 8 num_instances= 1 :
uart_tx_mac/FOR_uart_mac_c_l57_c29_f030_ITER_7_CONST_SR_7[uart_mac_c_l57_c118_b0ef]

MUX_uint1_t_uint12_t_uint12_t MaxInputWidth= 12 num_instances= 27 :
MUX_uint1_t_uint12_t_uint12_t main: pong_vga_datapath MaxInputWidth= 12 num_instances= 27 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_paddle_inc_vel_pong_h_l215_l231_DUPLICATE_7bb6/vel_x_MUX[pong_h_l120_c3_8fba]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/ball_paddle_inc_vel_pong_h_l215_l231_DUPLICATE_7bb6/vel_y_MUX[pong_h_l124_c3_d766]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/pos_y_MUX[pong_h_l134_c3_c5ed]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/pos_y_MUX[pong_h_l136_c5_8aca]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/pos_y_MUX[pong_h_l141_c8_7824]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/pos_y_MUX[pong_h_l143_c5_1430]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/pos_y_MUX[pong_h_l134_c3_c5ed]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/pos_y_MUX[pong_h_l136_c5_8aca]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/pos_y_MUX[pong_h_l141_c8_7824]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/pos_y_MUX[pong_h_l143_c5_1430]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/state_rect_pos_x_MUX[rect_h_l60_c3_380b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/state_rect_pos_x_MUX[rect_h_l66_c5_3642]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/state_rect_pos_y_MUX[rect_h_l75_c3_1ef6]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l190_c21_18a3]/state_rect_pos_y_MUX[rect_h_l81_c5_c4be]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/state_rect_pos_x_MUX[rect_h_l60_c3_380b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/state_rect_pos_x_MUX[rect_h_l66_c5_3642]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/state_rect_pos_y_MUX[rect_h_l75_c3_1ef6]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l191_c24_2df6]/state_rect_pos_y_MUX[rect_h_l81_c5_c4be]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/state_rect_pos_x_MUX[rect_h_l60_c3_380b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/state_rect_pos_x_MUX[rect_h_l66_c5_3642]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/state_rect_pos_y_MUX[rect_h_l75_c3_1ef6]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rect_move[pong_h_l192_c24_d7c5]/state_rect_pos_y_MUX[rect_h_l81_c5_c4be]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/h_cntr_reg_MUX[vga_timing_h_l213_c3_0116]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/h_cntr_reg_MUX[vga_timing_h_l242_c5_0be0]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/v_cntr_reg_MUX[vga_timing_h_l213_c3_0116]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/v_cntr_reg_MUX[vga_timing_h_l233_c5_7a44]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/v_cntr_reg_MUX[vga_timing_h_l237_c10_3d3d]

MUX_uint1_t_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 15 :
MUX_uint1_t_uint16_t_uint16_t main: uart_rx_mac MaxInputWidth= 16 num_instances= 7 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l55_c3_6526]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l58_c5_f1ab]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l65_c8_d49b]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l68_c5_f463]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l72_c7_9a13]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l81_c8_035d]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/clk_counter_MUX[uart_mac_h_l85_c5_a7ac]
MUX_uint1_t_uint16_t_uint16_t main: uart_tx_mac MaxInputWidth= 16 num_instances= 8 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l131_c3_b44d]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l135_c5_6a60]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l143_c3_3fcf]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l148_c5_eb6e]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l156_c8_83ed]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l161_c5_a0bc]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l170_c7_d78e]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/clk_counter_MUX[uart_mac_h_l178_c8_a92e]

MUX_uint1_t_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 41 :
MUX_uint1_t_uint1_t_uint1_t main: pong_vga_datapath MaxInputWidth= 1 num_instances= 25 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/next_state_ball_vel_x_dir_MUX[pong_h_l208_c3_28c8]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/next_state_ball_vel_x_dir_MUX[pong_h_l210_c5_78fa]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/next_state_ball_vel_x_dir_MUX[pong_h_l224_c8_f74d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/next_state_ball_vel_x_dir_MUX[pong_h_l226_c5_03d8]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/next_state_ball_vel_y_dir_MUX[pong_h_l196_c3_19f8]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/next_state_ball_vel_y_dir_MUX[pong_h_l201_c8_bf4b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/reset_MUX[pong_h_l208_c3_28c8]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/reset_MUX[pong_h_l210_c5_78fa]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/reset_MUX[pong_h_l224_c8_f74d]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/reset_MUX[pong_h_l226_c5_03d8]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l68_c6_d89e]/rv_MUX[rect_h_l11_c3_6f35]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l75_c11_4e64]/rv_MUX[rect_h_l11_c3_6f35]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/rect_contains[pong_h_l82_c11_7482]/rv_MUX[rect_h_l11_c3_6f35]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/reset_MUX[pong_h_l272_c3_5190]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/out_reg_paddle_l_down_MUX[pong_top_c_l37_c11_a7a5]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/out_reg_paddle_r_down_MUX[pong_top_c_l37_c11_a7a5]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/out_reg_paddle_r_down_MUX[pong_top_c_l39_c11_1c34]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/out_reg_paddle_r_down_MUX[pong_top_c_l41_c11_0280]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/out_reg_paddle_r_up_MUX[pong_top_c_l37_c11_a7a5]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/out_reg_paddle_r_up_MUX[pong_top_c_l39_c11_1c34]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/h_sync_reg_MUX[vga_timing_h_l213_c3_0116]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/h_sync_reg_MUX[vga_timing_h_l215_c5_7a62]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/o_active_MUX[vga_timing_h_l189_c3_14e1]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/v_sync_reg_MUX[vga_timing_h_l213_c3_0116]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/v_sync_reg_MUX[vga_timing_h_l224_c5_7b22]
MUX_uint1_t_uint1_t_uint1_t main: uart_rx_mac MaxInputWidth= 1 num_instances= 3 :
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/uart_deserializer_out_buffer_valid_MUX[uart_mac_h_l193_c545_a9d5]
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/uart_deserializer_out_buffer_valid_MUX[uart_mac_h_l193_c680_4e89]
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/uart_deserializer_out_buffer_valid_MUX[uart_mac_h_l193_c910_e636]
MUX_uint1_t_uint1_t_uint1_t main: uart_tx_mac MaxInputWidth= 1 num_instances= 13 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_0_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_1_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_2_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_3_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_4_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_5_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_6_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_valid_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_valid_MUX[uart_mac_h_l196_c869_2cf2]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/in_buffer_valid_MUX[uart_mac_h_l196_c915_a847]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/o_output_wire_MUX[uart_mac_h_l131_c3_b44d]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/o_output_wire_MUX[uart_mac_h_l178_c8_a92e]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/o_ready_for_bit_stream_MUX[uart_mac_h_l161_c5_a0bc]

MUX_uint1_t_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 6 :
MUX_uint1_t_uint32_t_uint32_t main: pong_vga_datapath MaxInputWidth= 32 num_instances= 2 :
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/counter_MUX[pong_top_c_l22_c3_fc94]
pong_vga_datapath/uart_rx_to_buttons[pong_top_c_l58_c29_361a]/counter_MUX[pong_top_c_l33_c3_3639]
MUX_uint1_t_uint32_t_uint32_t main: uart_rx_mac MaxInputWidth= 32 num_instances= 2 :
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/uart_deserializer_out_counter_MUX[uart_mac_h_l193_c545_a9d5]
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/uart_deserializer_out_counter_MUX[uart_mac_h_l193_c680_4e89]
MUX_uint1_t_uint32_t_uint32_t main: uart_tx_mac MaxInputWidth= 32 num_instances= 2 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/out_counter_MUX[uart_mac_h_l196_c663_655b]
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/out_counter_MUX[uart_mac_h_l196_c915_a847]

MUX_uint1_t_uint4_t_uint4_t MaxInputWidth= 4 num_instances= 10 :
MUX_uint1_t_uint4_t_uint4_t main: uart_rx_mac MaxInputWidth= 4 num_instances= 6 :
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/bit_counter_MUX[uart_mac_h_l55_c3_6526]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/bit_counter_MUX[uart_mac_h_l65_c8_d49b]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/bit_counter_MUX[uart_mac_h_l68_c5_f463]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/bit_counter_MUX[uart_mac_h_l72_c7_9a13]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/bit_counter_MUX[uart_mac_h_l81_c8_035d]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/bit_counter_MUX[uart_mac_h_l85_c5_a7ac]
MUX_uint1_t_uint4_t_uint4_t main: uart_tx_mac MaxInputWidth= 4 num_instances= 4 :
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/bit_counter_MUX[uart_mac_h_l143_c3_3fcf]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/bit_counter_MUX[uart_mac_h_l148_c5_eb6e]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/bit_counter_MUX[uart_mac_h_l156_c8_83ed]
uart_tx_mac/uart_tx_1b[uart_mac_c_l72_c33_d7e1]/bit_counter_MUX[uart_mac_h_l161_c5_a0bc]

MUX_uint1_t_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 10 :
MUX_uint1_t_uint8_t_uint8_t main: pong_vga_datapath MaxInputWidth= 8 num_instances= 10 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_b_MUX[pong_h_l68_c3_678b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_b_MUX[pong_h_l75_c8_70ec]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_b_MUX[pong_h_l82_c8_429c]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_g_MUX[pong_h_l68_c3_678b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_g_MUX[pong_h_l75_c8_70ec]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_g_MUX[pong_h_l82_c8_429c]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_r_MUX[pong_h_l68_c3_678b]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_r_MUX[pong_h_l75_c8_70ec]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/render_pixel[pong_h_l270_c19_e6d6]/c_r_MUX[pong_h_l82_c8_429c]
pong_vga_datapath/vga_timing[pong_top_c_l54_c31_ace5]/overclock_counter_MUX[vga_timing_h_l207_c3_155f]

UNARY_OP_NOT_uint1_t MaxInputWidth= 1 num_instances= 10 :
UNARY_OP_NOT_uint1_t main: pong_vga_datapath MaxInputWidth= 1 num_instances= 6 :
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/UNARY_OP_NOT[pong_h_l134_c19_b3b1]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l243_c33_f326]/UNARY_OP_NOT[pong_h_l141_c26_6c4c]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/UNARY_OP_NOT[pong_h_l134_c19_b3b1]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/move_paddle[pong_h_l248_c33_dcf0]/UNARY_OP_NOT[pong_h_l141_c26_6c4c]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l210_c8_ec53]/UNARY_OP_NOT[rect_h_l41_c13_9f56]
pong_vga_datapath/render_state_machine[pong_top_c_l59_c19_67d4]/next_state_func[pong_h_l274_c13_3b77]/rects_collide[pong_h_l226_c8_fef0]/UNARY_OP_NOT[rect_h_l41_c13_9f56]
UNARY_OP_NOT_uint1_t main: uart_rx_mac MaxInputWidth= 1 num_instances= 3 :
uart_rx_mac/UNARY_OP_NOT[uart_mac_c_l42_c35_6f0a]
uart_rx_mac/uart_deserializer[uart_mac_c_l32_c33_f0d8]/UNARY_OP_NOT[uart_mac_h_l193_c409_b0bf]
uart_rx_mac/uart_rx_1b[uart_mac_c_l24_c33_d054]/UNARY_OP_NOT[uart_mac_h_l103_c38_4fe1]
UNARY_OP_NOT_uint1_t main: uart_tx_mac MaxInputWidth= 1 num_instances= 1 :
uart_tx_mac/uart_serializer[uart_mac_c_l61_c29_fdb0]/uart_serializer_serializer_in_to_out[uart_mac_h_l196_c1331_f796]/UNARY_OP_NOT[uart_mac_h_l196_c630_beba]

