$date
	Wed Feb 19 20:59:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 8 % A [7:0] $end
$var wire 8 & B [7:0] $end
$var wire 1 $ sel $end
$var wire 8 ' Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110000 '
b11110000 &
b1111 %
0$
b11110000 #
b1111 "
b11110000 !
$end
#10000
b1111 !
b1111 '
1$
#20000
b1010101 !
b1010101 '
0$
b1010101 #
b1010101 &
b10101010 "
b10101010 %
#30000
b10101010 !
b10101010 '
1$
#40000
