// Seed: 3494508653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_10 = id_7;
  assign module_1.id_7 = 0;
  always
    if (1 == 1)
      if (1'b0) id_10 = id_2;
      else id_4 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2
    , id_6,
    input supply1 id_3,
    output tri0 id_4
);
  final
    #1 begin : LABEL_0
      id_6 <= 1;
      if (id_0) #id_7 id_7 = 1;
      if (id_6) id_1 = id_3 * id_2;
      else deassign id_6;
    end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
