/* USER CODE BEGIN Header */
/**
  ******************************************************************************
  * @file           : main.c
  * @brief          : Main program body
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2025 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "usb.c"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include "stm32f411xe.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */

/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */

/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{

  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();

  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

void SystemClock_Config2(void) {

	// ============================
	// Power and Clock Configuration
	// ============================

	// Enable PWR clock and set voltage regulator to Scale 1
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
	MODIFY_REG(PWR->CR, PWR_CR_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);

	// Enable HSE and wait until it is stable
	RCC->CR |= RCC_CR_HSEON;
	while ((RCC->CR & RCC_CR_HSERDY) == 0UL);

	// Configure PLL (clear PLL fields first, keep reserved bits untouched)
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLM |
	                  RCC_PLLCFGR_PLLN |
	                  RCC_PLLCFGR_PLLP |
	                  RCC_PLLCFGR_PLLQ |
	                  RCC_PLLCFGR_PLLSRC);

	RCC->PLLCFGR |= (8UL   << RCC_PLLCFGR_PLLM_Pos) |  // PLLM = 8
	                (384UL << RCC_PLLCFGR_PLLN_Pos) |  // PLLN = 384
	                (1UL   << RCC_PLLCFGR_PLLP_Pos) |  // PLLP = 4
	                (8UL   << RCC_PLLCFGR_PLLQ_Pos) |  // PLLQ = 8
	                RCC_PLLCFGR_PLLSRC_HSE;            // PLL source = HSE

	// Configure Flash: enable caches + prefetch, set latency
	FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_DCEN |
	             FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_3WS;

	// Configure bus prescalers before switching SYSCLK
	RCC->CFGR &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);
	RCC->CFGR |=  RCC_CFGR_HPRE_DIV1 |
	              RCC_CFGR_PPRE1_DIV2 |   // APB1 at half-speed
	              RCC_CFGR_PPRE2_DIV1;    // APB2 at full-speed

	// Enable PLL and wait until it is ready
	RCC->CR |= RCC_CR_PLLON;
	while ((RCC->CR & RCC_CR_PLLRDY) == 0UL);

	// Switch system clock source to PLL and wait for confirmation
	RCC->CFGR &= ~RCC_CFGR_SW;
	RCC->CFGR |= RCC_CFGR_SW_PLL;
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);

	// ============================
	// I²S Configuration (using SPI2)
	// ============================

	// Configure PLLI2S
	RCC->PLLI2SCFGR = (258UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) |  // PLLI2SN = 258
	                  (3UL   << RCC_PLLI2SCFGR_PLLI2SR_Pos);   // PLLI2SR = 3

	// Enable PLLI2S and wait until it is ready
	RCC->CR |= RCC_CR_PLLI2SON;
	while ((RCC->CR & RCC_CR_PLLI2SRDY) == 0UL);

	// Enable SPI2 peripheral clock
	RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;

	// Configure I²S prescaler (disable I²S before configuration)
	SPI2->I2SCFGR &= ~SPI_I2SCFGR_I2SE;
	SPI2->I2SPR = (0UL << SPI_I2SPR_ODD_Pos) |   // ODD = 0
	              (7UL << SPI_I2SPR_I2SDIV_Pos); // I2SDIV = 7
	// Note: MCKOE left at 0 (PCM5102 does not need MCLK)

	// Configure I²S mode and frame format
	SPI2->I2SCFGR = SPI_I2SCFGR_I2SMOD |                // Enable I²S mode
	                (0b10UL << SPI_I2SCFGR_I2SCFG_Pos) | // Master Transmit
	                (0b00UL << SPI_I2SCFGR_I2SSTD_Pos) | // Philips I²S standard
	                (0b10UL << SPI_I2SCFGR_DATLEN_Pos) | // 24-bit data
	                (0b1UL  << SPI_I2SCFGR_CHLEN_Pos);   // 32-bit channel length

	// Enable I²S
	SPI2->I2SCFGR |= SPI_I2SCFGR_I2SE;

}

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    Error_Handler();
  }
}

/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
#ifdef USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */
