// Seed: 3514811819
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
);
  logic id_1;
  assign id_0 = 1 > 1;
endmodule
