$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  8 # x [7:0] $end
  $var wire  3 % y [2:0] $end
  $scope module encode_8to3_for $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire  8 # x [7:0] $end
   $var wire  3 % y [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000 #
0$
b000 %
b00000000000000000000000000000000 &
#2
b00000001 #
#3
b00000010 #
#4
b00000100 #
#5
b00001000 #
#6
b00010000 #
#7
b00100000 #
#8
b01000000 #
#9
b10000000 #
#10
b00000000 #
1$
b00000000000000000000000000001000 &
#11
b00000001 #
#12
b00000010 #
b001 %
#13
b00000100 #
b010 %
#14
b00001000 #
b011 %
#15
b00010000 #
b100 %
#16
b00100000 #
b101 %
#17
b01000000 #
b110 %
#18
b10000000 #
b111 %
#19
