/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/high_speed_selectio_wiz_v3_4_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap high_speed_selectio_wiz_v3_4_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/high_speed_selectio_wiz_v3_4_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work high_speed_selectio_wiz_v3_4_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/high_speed_selectio_wiz_v3_4_0/.cxl.verilog.high_speed_selectio_wiz_v3_4_0.high_speed_selectio_wiz_v3_4_0.lin64.cmf
