// Seed: 1791282531
module module_0 (
    input tri1 id_0,
    output supply0 id_1
);
  tri0 id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    inout tri id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output tri id_12,
    input wand id_13,
    output tri0 id_14,
    input tri id_15,
    input wor id_16,
    output tri1 id_17,
    input supply0 id_18,
    output tri id_19,
    input tri1 id_20,
    input tri id_21,
    input uwire id_22,
    input supply0 id_23,
    output supply0 id_24,
    output supply1 id_25
);
  assign id_0  = id_4 ? (id_21) : (id_7) ? {id_7{1 == 1}} : id_8 ? 1 : id_15;
  assign id_14 = 1 == 1;
  wire id_27;
  wire id_28, id_29;
  module_0(
      id_8, id_8
  );
endmodule
