// Seed: 1857618778
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3();
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6
    , id_17,
    input tri1 id_7,
    output wire id_8,
    input tri1 id_9,
    input wire id_10,
    output uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wor id_14,
    input wor id_15
);
  wire id_18;
  module_0(
      id_18, id_17
  );
endmodule
