
*** Running vivado
    with args -log E300ArtyDevKitFPGAChip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source E300ArtyDevKitFPGAChip.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E300ArtyDevKitFPGAChip.tcl -notrace
Command: synth_design -top E300ArtyDevKitFPGAChip -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25530 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1403.883 ; gain = 134.914 ; free physical = 1013 ; free virtual = 6328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitFPGAChip' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:333287]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm.v:73]
INFO: [Synth 8-6157] synthesizing module 'mmcm_clk_wiz' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 19.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 77.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_clk_wiz' (4#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (5#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm.v:73]
WARNING: [Synth 8-350] instance 'ip_mmcm' of module 'mmcm' requires 7 connections, but only 6 given [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:333702]
INFO: [Synth 8-638] synthesizing module 'reset_sys' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/synth/reset_sys.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/synth/reset_sys.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [/home/rv/xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'reset_sys' (12#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/synth/reset_sys.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitPlatform' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:332379]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitSystem' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:328009]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (13#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91713]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3358]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (14#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (15#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3294]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69770]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6555]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6619]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3421]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (17#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3421]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (18#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6555]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9780]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10291]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6682]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (19#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6682]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (20#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9780]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14671]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14779]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10939]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (21#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10939]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14071]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (22#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14071]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14371]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (23#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14371]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (24#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14671]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18626]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14914]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (25#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14914]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (26#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18048]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22689]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19491]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19491]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (28#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22625]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25939]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25812]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25876]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22752]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22752]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (30#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25812]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (31#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25939]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32600]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29136]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29306]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26112]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (32#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26112]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:28977]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (33#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:28977]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (34#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29136]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32497]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32549]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29632]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29632]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (36#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32497]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (37#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32600]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39249]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35819]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35989]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32829]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (38#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32829]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35660]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (39#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35660]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (40#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35819]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39146]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39198]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36315]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (41#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36315]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (42#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39146]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (43#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39249]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45894]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42466]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42636]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39478]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (44#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39478]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42307]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (45#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42307]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (46#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42466]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45791]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45843]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42962]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (47#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42962]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (48#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45791]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (49#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45894]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49206]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49144]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46123]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (50#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46123]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (51#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49081]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (52#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49206]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58424]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52285]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52431]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49375]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (53#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49375]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52126]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52126]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52285]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55485]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55532]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52734]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (56#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52734]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55485]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58330]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58377]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55579]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (58#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55579]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (59#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58330]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (60#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58424]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69349]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSource' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62368]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62492]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58705]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (61#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58705]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61846]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61607]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (62#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (63#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61607]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61632]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (64#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61632]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61760]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61688]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (65#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61688]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (66#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61760]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61804]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61780]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (67#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61780]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (68#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61804]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61825]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (69#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61825]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (70#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61846]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62154]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w48_d1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62108]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w48_d1' (71#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62108]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (72#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62154]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSource' (73#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62368]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65752]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65934]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62643]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (74#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62643]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65593]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (75#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65593]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (76#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65752]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69286]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66272]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (77#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66272]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (78#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69222]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (79#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69349]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (80#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69770]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81260]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74611]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74675]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71477]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (81#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71477]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (82#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74611]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:77872]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:77936]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74738]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (83#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74738]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (84#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:77872]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81133]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81197]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:77999]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (85#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:77999]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (86#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81133]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (87#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81260]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84783]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84847]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81649]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (88#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81649]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (89#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84783]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91432]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88044]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88108]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84910]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (90#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84910]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (91#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88044]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91305]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91369]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88171]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (92#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88171]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (93#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91305]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (94#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91432]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (95#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91713]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160045]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:95814]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:95878]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92754]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (96#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:92754]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (97#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:95814]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:98957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99717]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:95941]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (98#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:95941]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (99#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:98957]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103990]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104098]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100640]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (100#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100640]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103690]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (101#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103690]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (102#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103990]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:107893]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (103#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104233]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (104#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:107293]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:111894]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_30' (105#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:108780]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (106#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:111664]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:115330]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:118466]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:121934]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:125402]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:128850]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:132205]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:135268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:138770]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:142238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:145706]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:149174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:152642]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:156110]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:159578]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:167524]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 24, nWords: 1, wSize: 24, memSize: 24
AWrite Node size: 24, nWords: 1, wSize: 24, memSize: 24
RAM "_T_35_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:173240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:176431]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:180015]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:183541]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:194971]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:194989]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:208927]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:208948]
WARNING: [Synth 8-6014] Unused sequential element s2_flush_valid_pre_tag_ecc_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212202]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:219490]
WARNING: [Synth 8-6104] Input port 'doutb' has an internal driver [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/ipwrapper/Blackbox_BlkDualBram.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228243]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_wfd_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:229741]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_wfd_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:229245]
WARNING: [Synth 8-3848] Net mBram_doutb in module/entity Rocket does not have driver. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:226776]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:232509]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_branch_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_branch_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_jalr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_jalr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_rs2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_rs2_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_rs1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_rs1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_xd_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_xd_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_xs1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_xs1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_xs2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_xs2_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_rd_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "_T_35_rd_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:235794]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:26]
INFO: [Synth 8-3876] $readmem data file '/home/rv/riscv/e300artydevkit/xip.hex' is read successfully [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:241221]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 10, nWords: 1, wSize: 10, memSize: 10
AWrite Node size: 10, nWords: 1, wSize: 10, memSize: 10
RAM "_T_35_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:247314]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:251027]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:254224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:257341]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:260538]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:263273]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:271351]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:271368]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:275215]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:279796]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:283350]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:286666]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:290414]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:294824]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:299200]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:303196]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:306443]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:310327]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:313559]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:316799]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:320031]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:323289]
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/fpga-shells/xilinx/common/vsrc/PowerOnResetFPGAOnly.v:4]
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port reset
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_2 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_1 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureUpdateChain has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[28]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[27]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[26]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[25]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[24]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[23]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[22]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[21]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[20]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[19]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[18]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[17]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[15]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[14]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[13]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_corrupt
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_ready
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_valid
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[28]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[27]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[26]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[25]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[24]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[23]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[22]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[21]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[20]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1702.789 ; gain = 433.820 ; free physical = 644 ; free virtual = 6032
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[31] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[30] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[29] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[28] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[27] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[26] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[25] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[24] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[23] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[22] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[21] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[20] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[19] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[18] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[17] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[16] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[15] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[14] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[13] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[12] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[11] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[10] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[9] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[8] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[7] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[6] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[5] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[4] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[3] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[2] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[1] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
WARNING: [Synth 8-3295] tying undriven pin mBram:doutb[0] to constant 0 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228016]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1702.789 ; gain = 433.820 ; free physical = 714 ; free virtual = 6105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1702.789 ; gain = 433.820 ; free physical = 714 ; free virtual = 6105
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'E300ArtyDevKitPlatform/sys/tile/core/mBram/mBlk'
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'E300ArtyDevKitPlatform/sys/tile/core/mBram/mBlk'
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/mmcm/mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'jd_3'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'jd_7'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[0]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[0]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[1]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[1]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[2]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[2]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[3]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[3]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[4]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[4]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[5]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[5]'. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:137]
INFO: [Timing 38-2] Deriving generated clocks [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc:257]
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/constrs_1/imports/constraints/arty-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E300ArtyDevKitFPGAChip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 166 ; free virtual = 5526
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2027.758 ; gain = 758.789 ; free physical = 374 ; free virtual = 5734
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-4471] merging register 'data_arrays_0_1__T_60_addr_pipe_0_reg[11:0]' into 'data_arrays_0_0__T_60_addr_pipe_0_reg[11:0]' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209420]
INFO: [Synth 8-4471] merging register 'data_arrays_0_2__T_60_addr_pipe_0_reg[11:0]' into 'data_arrays_0_0__T_60_addr_pipe_0_reg[11:0]' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209426]
INFO: [Synth 8-4471] merging register 'data_arrays_0_3__T_60_addr_pipe_0_reg[11:0]' into 'data_arrays_0_0__T_60_addr_pipe_0_reg[11:0]' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209432]
WARNING: [Synth 8-6014] Unused sequential element data_arrays_0_1__T_60_addr_pipe_0_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209420]
WARNING: [Synth 8-6014] Unused sequential element data_arrays_0_2__T_60_addr_pipe_0_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209426]
WARNING: [Synth 8-6014] Unused sequential element data_arrays_0_3__T_60_addr_pipe_0_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209432]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '32' to '14' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212063]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '32' to '14' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212006]
WARNING: [Synth 8-3936] Found unconnected internal register 'uncachedReqs_0_addr_reg' and it is trimmed from '32' to '2' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212398]
INFO: [Synth 8-5544] ROM "lrscCount" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lrscCount" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_93" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "auto_in_d_bits_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_197" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_208" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_715" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_461" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_463" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_350" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_379" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_578" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1673" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1675" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1253" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1321" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_dcsr_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_3112" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mem_ctrl_rocc_reg' into 'mem_ctrl_fp_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228748]
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_fp_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228745]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rocc_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228748]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_mul_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:228745]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:229042]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:229888]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:229829]
INFO: [Synth 8-5544] ROM "_T_1333" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1094" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_873" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_mem_cmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_mem_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_ldst_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_35" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_36" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_37" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'a_address_reg' and it is trimmed from '30' to '29' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:271545]
INFO: [Synth 8-5544] ROM "bitCmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitCmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitCmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_144" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_119" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byteState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byteState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byteState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byteState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-327] inferring latch for variable 'latch_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive-blocks/vsrc/SRLatch.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 2031.676 ; gain = 762.707 ; free physical = 199 ; free virtual = 4097
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/widx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |mmcm_clk_wiz__GC0           |           1|         7|
|2     |RocketTile                  |           1|     31280|
|3     |E300ArtyDevKitSystem__GB1   |           1|     29793|
|4     |E300ArtyDevKitSystem__GB2   |           1|     28460|
|5     |E300ArtyDevKitSystem__GB3   |           1|     22441|
|6     |E300ArtyDevKitPlatform__GC0 |           1|        43|
|7     |E300ArtyDevKitFPGAChip__GC0 |           1|       242|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 26    
	   3 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 25    
	   3 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 8     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 30    
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 71    
	   2 Input     30 Bit         XORs := 22    
	   2 Input     27 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 7     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               80 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               58 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 101   
	               30 Bit    Registers := 12    
	               29 Bit    Registers := 13    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 20    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 116   
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 33    
	                4 Bit    Registers := 104   
	                3 Bit    Registers := 160   
	                2 Bit    Registers := 56    
	                1 Bit    Registers := 1247  
+---Multipliers : 
	                 9x33  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 5     
	               1K Bit         RAMs := 1     
	              992 Bit         RAMs := 1     
	              240 Bit         RAMs := 1     
	               64 Bit         RAMs := 23    
	               60 Bit         RAMs := 2     
	               24 Bit         RAMs := 3     
	                8 Bit         RAMs := 16    
	                6 Bit         RAMs := 17    
	                4 Bit         RAMs := 5     
	                2 Bit         RAMs := 29    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 4     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     58 Bit        Muxes := 2     
	   5 Input     58 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 19    
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 173   
	  12 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	 896 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	  28 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 26    
	   2 Input     29 Bit        Muxes := 12    
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	  18 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 4     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 21    
	   2 Input      8 Bit        Muxes := 152   
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 76    
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 215   
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 178   
	   5 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 87    
	  13 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  19 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1922  
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  51 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	 492 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module E300ArtyDevKitFPGAChip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TLXbar_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DCacheDataArray 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 4     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 20    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 7     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  12 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              32K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 21    
Module PMPChecker__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 17    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ScratchpadSlavePort 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Queue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 4     
Module Queue_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                2 Bit         RAMs := 1     
Module Queue_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 4     
Module SynchronizerShiftReg_w1_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 41    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     58 Bit        Muxes := 2     
	   5 Input     58 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module ADDU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               66 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                 9x33  Multipliers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 50    
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module Queue_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 18    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module InstAnalyzeMod 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module TagPropagation 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLXbar_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 10    
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 15    
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Queue_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 4     
Module TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w48_d1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Repeater_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLICFanIn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 54    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 13    
Module Queue_8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 54    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module SynchronizerShiftReg_w4_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BootROM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 896 Input     32 Bit        Muxes := 1     
Module TLMaskROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RTC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
Module PMUCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PMU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WatchdogTimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module Queue_15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLMockAON 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  51 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w80_d1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DeglitchShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SynchronizerShiftReg_w2_d3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w32_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module SynchronizerShiftReg_w4_d3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w4_d3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module CaptureUpdateChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CaptureUpdateChain_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 42    
Module CaptureChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
Module AsyncResetReg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module JtagStateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module CaptureUpdateChain_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module JtagTapController 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JtagBypassChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DebugTransportModuleJTAG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module AsyncResetReg__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLXbar_7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module AsyncResetReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w43_d1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
Module AsyncResetReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 69    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 68    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1100  
	   6 Input      1 Bit        Muxes := 1     
	 492 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w55_d1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
Module AsyncResetReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w12_d1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AsyncResetReg__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWMTimer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TLPWM_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWMTimer_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TLPWM_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWMTimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     19 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TLPWM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLI2C 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 2     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w32_d3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module AsyncResetReg__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLGPIO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               32 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 123   
	  16 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_16__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module SPIFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPIPhysical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
Module SPIMedia 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module TLSPI_1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  28 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_16__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_16__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module SPIFIFO__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPIPhysical_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
Module SPIMedia_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module TLSPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  28 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_16__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_16__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module SPIFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPIPhysical__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
Module SPIMedia__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module SPIFlashMap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module SPIArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module TLSPIFlash 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  18 Input     24 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UARTTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module UARTRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_16__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module TLUART_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UARTTx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module UARTRx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module TLUART 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLXbar_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 12    
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     45 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 25    
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 4     
Module TLAtomicAutomata_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 10    
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Queue_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Queue_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 4     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__10 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__9 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_8 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module TLFragmenter_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
	               24 Bit         RAMs := 3     
	                8 Bit         RAMs := 3     
Module Repeater_9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLWidthWidget_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module Repeater_4__8 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__7 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__6 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__5 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__4 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__3 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TLFragmenter_15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module E300ArtyDevKitSystem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetReg__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w1_d3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module PowerOnResetFPGAOnly 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register '_T_595_reg' and it is trimmed from '32' to '14' bits. [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212178]
INFO: [Synth 8-5544] ROM "RVCExpander/_T_715" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVCExpander/_T_350" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVCExpander/_T_10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:226349]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:226349]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:226349]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:226349]
DSP Report: Generating DSP _T_84, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_84.
DSP Report: register A is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: Generating DSP _T_84, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
DSP Report: operator _T_84 is absorbed into DSP _T_84.
WARNING: [Synth 8-6014] Unused sequential element asource/AsyncQueueSink/AsyncResetRegVec_w1_i0/reg_0/q_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:73]
WARNING: [Synth 8-6014] Unused sequential element AsyncResetRegVec_w5_i0/reg_4/q_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:73]
WARNING: [Synth 8-6014] Unused sequential element aon_1/crossing/AsyncQueueSink/AsyncResetRegVec_w1_i0/reg_0/q_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:73]
WARNING: [Synth 8-6014] Unused sequential element debug_1/dmOuter/asource/AsyncQueueSink/AsyncResetRegVec_w1_i0/reg_0/q_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:73]
WARNING: [Synth 8-6014] Unused sequential element debug_1/dmInner/dmiXing/AsyncQueueSink/AsyncResetRegVec_w1_i0/reg_0/q_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:73]
WARNING: [Synth 8-6014] Unused sequential element debug_1/dmInner/AsyncQueueSink/AsyncResetRegVec_w1_i0/reg_0/q_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/e300artydevkit/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:73]
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM icache/tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM icache/data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[30]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[29]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[28]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[27]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[26]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[25]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[24]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[23]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[22]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[21]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[20]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[19]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[18]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[17]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[16]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[15]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[14]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[13]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[12]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[11]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[10]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[9]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[8]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[7]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[6]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[4]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[30]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[29]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[28]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[27]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[26]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[25]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[24]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[23]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[22]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[21]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[20]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[19]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[18]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[17]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[16]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[15]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[14]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[13]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[12]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[11]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[10]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[9]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[8]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[7]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[6]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[4]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/ibuf/buf__xcpt_pf_inst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/\s1_req_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_dcsr_prv_reg[1]' (FDSE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_dcsr_prv_reg[0]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[1]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[2]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[4]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[5]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[5] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[6]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[9]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[10]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mstatus_mpp_reg[0]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mstatus_mpp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[12]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[13]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[14]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[15]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[16]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[17]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[18]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[19]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[20]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[21]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[22]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[23]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[24]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[25]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[26]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[27]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[28]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[29]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[30]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[31]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[8]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mie_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/reg_mstatus_spp_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_dcsr_prv_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_mie_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /frontend/\s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/mem_reg_sfence_reg)
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_sfence_reg' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_ctrl_rocc_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/resetting_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/cached_grant_wait_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/\ex_ctrl_mem_cmd_reg[4] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/dcache/release_state_reg[0]' (FDRE) to 'E300ArtyDevKitPlatform/sys/tile/dcache/release_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/dcache/release_state_reg[1]' (FDRE) to 'E300ArtyDevKitPlatform/sys/tile/dcache/release_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/\release_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/dcache/_T_2590_pf_st_reg' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/dcache/_T_2590_pf_ld_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/_T_2590_pf_ld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /frontend/\fq/_T_82_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[30]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[29]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[28]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[27]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[26]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[25]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[24]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[23]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[22]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[21]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[20]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[19]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[18]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[17]' (FDE) to 'E300ArtyDevKitPlatform/sys/tile/core/wb_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /dcache/s1_release_data_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /frontend/\fq/_T_82_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /frontend/\fq/_T_82_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/csr/\reg_mcause_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /frontend/\fq/_T_82_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /frontend/\fq/_T_82_0_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/ibuf/\buf__pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/\ex_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\E300ArtyDevKitPlatform/sys/tile /core/\mem_reg_pc_reg[0] )
WARNING: [Synth 8-3332] Sequential element (cached_grant_wait_reg) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_2590_pf_ld_reg) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (release_state_reg[2]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (pstore1_addr_reg[1]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (pstore1_addr_reg[0]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (pstore2_addr_reg[1]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (pstore2_addr_reg[0]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[11]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[10]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[9]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[8]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[7]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[6]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[5]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[4]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[3]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[2]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[1]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (_T_595_reg[0]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (s1_release_data_valid_reg) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (s2_release_data_valid_reg) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (s1_req_tag_reg[1]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (resetting_reg) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[7]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[6]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[5]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[4]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[3]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[2]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[1]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (flushCounter_reg[0]) is unused and will be removed from module DCache.
WARNING: [Synth 8-3332] Sequential element (s2_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (s1_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (icache/refill_addr_reg[5]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (icache/refill_addr_reg[4]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (icache/refill_addr_reg[3]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (icache/refill_addr_reg[2]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (icache/refill_addr_reg[1]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (icache/refill_addr_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (fq/_T_82_4_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (fq/_T_82_3_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (fq/_T_82_2_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (fq/_T_82_1_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (fq/_T_82_0_pc_reg[0]) is unused and will be removed from module Frontend.
WARNING: [Synth 8-3332] Sequential element (acq_source_reg[4]) is unused and will be removed from module ScratchpadSlavePort.
WARNING: [Synth 8-3332] Sequential element (Repeater/saved_mask_reg[3]) is unused and will be removed from module TLFragmenter_17.
WARNING: [Synth 8-3332] Sequential element (Repeater/saved_mask_reg[2]) is unused and will be removed from module TLFragmenter_17.
WARNING: [Synth 8-3332] Sequential element (Repeater/saved_mask_reg[1]) is unused and will be removed from module TLFragmenter_17.
WARNING: [Synth 8-3332] Sequential element (Repeater/saved_mask_reg[0]) is unused and will be removed from module TLFragmenter_17.
WARNING: [Synth 8-3332] Sequential element (_T_341_reg) is unused and will be removed from module TLFragmenter_17.
WARNING: [Synth 8-3332] Sequential element (_T_226_reg) is unused and will be removed from module TLFragmenter_17.
WARNING: [Synth 8-3332] Sequential element (buf__pc_reg[0]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__xcpt_pf_inst_reg) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[31]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[30]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[29]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[28]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[27]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[26]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[25]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[24]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[23]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[22]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[21]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[20]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[19]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[18]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[17]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[16]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[31]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[30]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[29]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[28]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[27]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[26]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[25]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[24]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[23]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[22]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[21]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[20]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[19]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[18]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[17]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[16]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[15]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[14]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[13]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[11]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[10]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[9]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[8]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[7]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[6]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[5]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[4]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[3]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[1]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mstatus_spp_reg) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mtvec_reg[1]) is unused and will be removed from module CSRFile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_1/\aon_1/crossing/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_1/\sbus/control_bus /\atomics/_T_269_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_2/\debug_1/dmInner/dmInner /\ABSTRACTAUTOReg_autoexecdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_2/\debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sysi_2/\debug_1/dmInner/dmInner /\abstractGeneratedMem_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sysi_2/\debug_1/dmInner/dmInner /\abstractGeneratedMem_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_2/\debug_1/dmInner/dmInner /\abstractGeneratedMem_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_2/\debug_1/dmInner/dmInner /\abstractGeneratedMem_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/pbus/coupler_to_mem_named_qspi_0/\widget/_T_315_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/pbus/atomics/\_T_269_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/pbus/coupler_to_mem_named_qspi_0/\widget/Repeater/full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/gpio_0_1/\inSyncReg/sync_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysi_3/qspi_0_1/a_size_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:15 ; elapsed = 00:05:49 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 536 ; free virtual = 3774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DCacheDataArray: | data_arrays_0_0_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_1_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_2_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_3_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ICache:          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_0_0_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+------------------------------------+-----------+----------------------+----------------+
|Module Name                             | RTL Object                         | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------------------+------------------------------------+-----------+----------------------+----------------+
|\E300ArtyDevKitPlatform/sys/tile /core  | _T_574_reg                         | Implied   | 32 x 32              | RAM32M x 12    | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/spi_1_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/spi_1_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/spi_0_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/spi_0_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/qspi_0_1                         | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/qspi_0_1                         | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_1_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_1_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_0_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_0_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_size_reg        | Implied   | 8 x 3                | RAM32M x 1     | 
|sysi_3/pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_source_reg      | Implied   | 8 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_address_reg     | Implied   | 8 x 30               | RAM32M x 5     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 30               | RAM32M x 5     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 30               | RAM32M x 5     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
+----------------------------------------+------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A2*B2           | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/i_0/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/i_1/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/i_2/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/i_3/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/frontend/i_0/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |mmcm_clk_wiz__GC0           |           1|         7|
|2     |RocketTile                  |           1|     17386|
|3     |E300ArtyDevKitSystem__GB1   |           1|     16442|
|4     |E300ArtyDevKitSystem__GB2   |           1|      8724|
|5     |E300ArtyDevKitSystem__GB3   |           1|     15175|
|6     |E300ArtyDevKitPlatform__GC0 |           1|        41|
|7     |E300ArtyDevKitFPGAChip__GC0 |           1|       212|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:23 ; elapsed = 00:05:58 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 163 ; free virtual = 3560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:27 ; elapsed = 00:06:02 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 283 ; free virtual = 3652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DCacheDataArray: | data_arrays_0_0_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_1_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_2_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_3_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ICache:          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_0_0_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------+------------------------------------+-----------+----------------------+----------------+
|Module Name                             | RTL Object                         | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------------------+------------------------------------+-----------+----------------------+----------------+
|\E300ArtyDevKitPlatform/sys/tile /core  | _T_574_reg                         | Implied   | 32 x 32              | RAM32M x 12    | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6     | 
|\E300ArtyDevKitPlatform/sys/tile        | buffer_1/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_param_reg       | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_1/\sbus/control_bus                | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/spi_1_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/spi_1_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/spi_0_1                          | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/spi_0_1                          | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/qspi_0_1                         | fifo/txq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/qspi_0_1                         | fifo/rxq/_T_35_reg                 | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_1_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_1_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_0_1                         | txq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/uart_0_1                         | rxq/_T_35_reg                      | Implied   | 8 x 8                | RAM32M x 2     | 
|sysi_3/pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_size_reg        | Implied   | 8 x 3                | RAM32M x 1     | 
|sysi_3/pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_source_reg      | Implied   | 8 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus/coupler_to_mem_named_qspi_0 | buffer/Queue/_T_35_address_reg     | Implied   | 8 x 30               | RAM32M x 5     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_opcode_reg      | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_size_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_source_reg      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer/Queue/_T_35_address_reg     | Implied   | 2 x 30               | RAM32M x 5     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_mask_reg        | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue/_T_35_data_reg        | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_denied_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer/Queue_1/_T_35_corrupt_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_opcode_reg    | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_param_reg     | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_size_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_source_reg    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_address_reg   | Implied   | 2 x 30               | RAM32M x 5     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_mask_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue/_T_35_data_reg      | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_opcode_reg  | Implied   | 2 x 3                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_size_reg    | Implied   | 2 x 4                | RAM32M x 1     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_denied_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_data_reg    | Implied   | 2 x 32               | RAM32M x 6     | 
|sysi_3/pbus                             | buffer_1/Queue_1/_T_35_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
+----------------------------------------+------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |mmcm_clk_wiz__GC0           |           1|         7|
|2     |RocketTile                  |           1|     17386|
|3     |E300ArtyDevKitSystem__GB1   |           1|     16442|
|4     |E300ArtyDevKitSystem__GB2   |           1|      8724|
|5     |E300ArtyDevKitSystem__GB3   |           1|     15175|
|6     |E300ArtyDevKitPlatform__GC0 |           1|        41|
|7     |E300ArtyDevKitFPGAChip__GC0 |           1|       212|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:38 ; elapsed = 00:06:14 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 294 ; free virtual = 3651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop E300ArtyDevKitPlatform/sys/dtm/JtagTapController/tdoeReg_reg is being inverted and renamed to E300ArtyDevKitPlatform/sys/dtm/JtagTapController/tdoeReg_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:40 ; elapsed = 00:06:16 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 290 ; free virtual = 3649
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:40 ; elapsed = 00:06:16 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 290 ; free virtual = 3649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:44 ; elapsed = 00:06:19 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 256 ; free virtual = 3621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:44 ; elapsed = 00:06:20 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 255 ; free virtual = 3620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:44 ; elapsed = 00:06:20 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 232 ; free virtual = 3600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:44 ; elapsed = 00:06:20 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 232 ; free virtual = 3600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/aon_1/dwakeup_deglitch/sync_reg                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/rtc/sync_0_reg                                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_8/SynchronizerShiftReg_w4_d3/sync_0_reg[3]                                                              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/intsink_1/SynchronizerShiftReg_w2_d3/sync_0_reg[1]                                                                | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_1/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_2/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_3/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_4/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_0_reg[31]                                                            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_0_reg[3]                                                              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_9/SynchronizerShiftReg_w1_d3/sync_0_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/asyncXing_7/SynchronizerShiftReg_w4_d3/sync_0_reg[3]                                                              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/gpio_0_1/inSyncReg/sync_0_reg[31]                                                                                 | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_0_sync/sync_0_reg                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_1_sync/sync_0_reg                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_2_sync/sync_0_reg                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/spi_dq_3_sync/sync_0_reg                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/aon_1/crossing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg                                                                                      | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_12_reg                                                                                       | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|E300ArtyDevKitFPGAChip | E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     6|
|3     |CARRY4        |   599|
|4     |DSP48E1       |     2|
|5     |LUT1          |   154|
|6     |LUT2          |  1275|
|7     |LUT3          |  2851|
|8     |LUT4          |  2709|
|9     |LUT5          |  2558|
|10    |LUT6          |  7004|
|11    |MMCME2_ADV    |     1|
|12    |MUXF7         |   697|
|13    |MUXF8         |   116|
|14    |PULLUP        |     3|
|15    |RAM16X1D      |    19|
|16    |RAM32M        |   155|
|17    |RAMB18E1      |     1|
|18    |RAMB36E1      |     4|
|19    |RAMB36E1_2    |     1|
|20    |SRL16         |     1|
|21    |SRL16E        |    94|
|22    |FDCE          |   318|
|23    |FDPE          |     4|
|24    |FDR           |     8|
|25    |FDRE          |  7463|
|26    |FDSE          |   216|
|27    |LDP           |     2|
|28    |IBUF          |     2|
|29    |IBUFG         |     1|
|30    |IOBUF         |    55|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+--------------------------------------------+------+
|      |Instance                                            |Module                                      |Cells |
+------+----------------------------------------------------+--------------------------------------------+------+
|1     |top                                                 |                                            | 26383|
|2     |  ip_mmcm                                           |mmcm                                        |     8|
|3     |    inst                                            |mmcm_clk_wiz                                |     8|
|4     |  ip_reset_sys                                      |reset_sys                                   |    66|
|5     |    U0                                              |proc_sys_reset                              |    66|
|6     |      EXT_LPF                                       |lpf                                         |    23|
|7     |        \ACTIVE_LOW_AUX.ACT_LO_AUX                  |cdc_sync                                    |     6|
|8     |        \ACTIVE_LOW_EXT.ACT_LO_EXT                  |cdc_sync_604                                |     6|
|9     |      SEQ                                           |sequence_psr                                |    38|
|10    |        SEQ_COUNTER                                 |upcnt_n                                     |    13|
|11    |  fpga_power_on                                     |PowerOnResetFPGAOnly                        |     1|
|12    |  E300ArtyDevKitPlatform                            |E300ArtyDevKitPlatform                      | 26196|
|13    |    ResetCatchAndSync_d20                           |ResetCatchAndSync_d20                       |    29|
|14    |      AsyncResetSynchronizerShiftReg_w1_d20_i0      |AsyncResetSynchronizerShiftReg_w1_d20_i0    |    29|
|15    |        sync_0                                      |AsyncResetRegVec_w1_i0_564                  |    10|
|16    |          reg_0                                     |AsyncResetReg_603                           |    10|
|17    |        sync_1                                      |AsyncResetRegVec_w1_i0_565                  |     1|
|18    |          reg_0                                     |AsyncResetReg_602                           |     1|
|19    |        sync_10                                     |AsyncResetRegVec_w1_i0_566                  |     1|
|20    |          reg_0                                     |AsyncResetReg_601                           |     1|
|21    |        sync_11                                     |AsyncResetRegVec_w1_i0_567                  |     1|
|22    |          reg_0                                     |AsyncResetReg_600                           |     1|
|23    |        sync_12                                     |AsyncResetRegVec_w1_i0_568                  |     1|
|24    |          reg_0                                     |AsyncResetReg_599                           |     1|
|25    |        sync_13                                     |AsyncResetRegVec_w1_i0_569                  |     1|
|26    |          reg_0                                     |AsyncResetReg_598                           |     1|
|27    |        sync_14                                     |AsyncResetRegVec_w1_i0_570                  |     1|
|28    |          reg_0                                     |AsyncResetReg_597                           |     1|
|29    |        sync_15                                     |AsyncResetRegVec_w1_i0_571                  |     1|
|30    |          reg_0                                     |AsyncResetReg_596                           |     1|
|31    |        sync_16                                     |AsyncResetRegVec_w1_i0_572                  |     1|
|32    |          reg_0                                     |AsyncResetReg_595                           |     1|
|33    |        sync_17                                     |AsyncResetRegVec_w1_i0_573                  |     1|
|34    |          reg_0                                     |AsyncResetReg_594                           |     1|
|35    |        sync_18                                     |AsyncResetRegVec_w1_i0_574                  |     1|
|36    |          reg_0                                     |AsyncResetReg_593                           |     1|
|37    |        sync_19                                     |AsyncResetRegVec_w1_i0_575                  |     1|
|38    |          reg_0                                     |AsyncResetReg_592                           |     1|
|39    |        sync_2                                      |AsyncResetRegVec_w1_i0_576                  |     1|
|40    |          reg_0                                     |AsyncResetReg_591                           |     1|
|41    |        sync_3                                      |AsyncResetRegVec_w1_i0_577                  |     1|
|42    |          reg_0                                     |AsyncResetReg_590                           |     1|
|43    |        sync_4                                      |AsyncResetRegVec_w1_i0_578                  |     1|
|44    |          reg_0                                     |AsyncResetReg_589                           |     1|
|45    |        sync_5                                      |AsyncResetRegVec_w1_i0_579                  |     1|
|46    |          reg_0                                     |AsyncResetReg_588                           |     1|
|47    |        sync_6                                      |AsyncResetRegVec_w1_i0_580                  |     1|
|48    |          reg_0                                     |AsyncResetReg_587                           |     1|
|49    |        sync_7                                      |AsyncResetRegVec_w1_i0_581                  |     1|
|50    |          reg_0                                     |AsyncResetReg_586                           |     1|
|51    |        sync_8                                      |AsyncResetRegVec_w1_i0_582                  |     1|
|52    |          reg_0                                     |AsyncResetReg_585                           |     1|
|53    |        sync_9                                      |AsyncResetRegVec_w1_i0_583                  |     1|
|54    |          reg_0                                     |AsyncResetReg_584                           |     1|
|55    |    spi_dq_0_sync                                   |SynchronizerShiftReg_w1_d3                  |     2|
|56    |    spi_dq_1_sync                                   |SynchronizerShiftReg_w1_d3_0                |     2|
|57    |    spi_dq_2_sync                                   |SynchronizerShiftReg_w1_d3_1                |     2|
|58    |    spi_dq_3_sync                                   |SynchronizerShiftReg_w1_d3_2                |     2|
|59    |    sys                                             |E300ArtyDevKitSystem                        | 26159|
|60    |      aon_1                                         |MockAONWrapper                              |  1889|
|61    |        ResetCatchAndSync_d3                        |ResetCatchAndSync_d3_490                    |     5|
|62    |          AsyncResetSynchronizerShiftReg_w1_d3_i0   |AsyncResetSynchronizerShiftReg_w1_d3_i0_557 |     5|
|63    |            sync_0                                  |AsyncResetRegVec_w1_i0_558                  |     3|
|64    |              reg_0                                 |AsyncResetReg_563                           |     3|
|65    |            sync_1                                  |AsyncResetRegVec_w1_i0_559                  |     1|
|66    |              reg_0                                 |AsyncResetReg_562                           |     1|
|67    |            sync_2                                  |AsyncResetRegVec_w1_i0_560                  |     1|
|68    |              reg_0                                 |AsyncResetReg_561                           |     1|
|69    |        aon                                         |TLMockAON                                   |  1750|
|70    |          Queue                                     |Queue_15                                    |   622|
|71    |          pmu                                       |PMU                                         |   265|
|72    |            AsyncResetRegVec_w5_i0                  |AsyncResetRegVec_w5_i0                      |     3|
|73    |              reg_3                                 |AsyncResetReg_556                           |     3|
|74    |            SRLatch_1                               |SRLatch                                     |     1|
|75    |            SRLatch_2                               |SRLatch_555                                 |     1|
|76    |            core                                    |PMUCore                                     |   258|
|77    |          rtc                                       |RTC                                         |   216|
|78    |            AsyncResetRegVec_w1_i0                  |AsyncResetRegVec_w1_i0_553                  |     8|
|79    |              reg_0                                 |AsyncResetReg_554                           |     8|
|80    |          wdog                                      |WatchdogTimer                               |   134|
|81    |            AsyncResetRegVec_w1_i0                  |AsyncResetRegVec_w1_i0_543                  |     1|
|82    |              reg_0                                 |AsyncResetReg_552                           |     1|
|83    |            AsyncResetRegVec_w1_i0_1                |AsyncResetRegVec_w1_i0_544                  |     6|
|84    |              reg_0                                 |AsyncResetReg_551                           |     6|
|85    |            AsyncResetRegVec_w1_i0_2                |AsyncResetRegVec_w1_i0_545                  |     3|
|86    |              reg_0                                 |AsyncResetReg_550                           |     3|
|87    |            AsyncResetRegVec_w1_i0_3                |AsyncResetRegVec_w1_i0_546                  |     2|
|88    |              reg_0                                 |AsyncResetReg_549                           |     2|
|89    |            AsyncResetRegVec_w1_i0_4                |AsyncResetRegVec_w1_i0_547                  |    56|
|90    |              reg_0                                 |AsyncResetReg_548                           |    56|
|91    |        aonrst_catch                                |ResetCatchAndSync_d3_491                    |     4|
|92    |          AsyncResetSynchronizerShiftReg_w1_d3_i0   |AsyncResetSynchronizerShiftReg_w1_d3_i0_536 |     4|
|93    |            sync_0                                  |AsyncResetRegVec_w1_i0_537                  |     2|
|94    |              reg_0                                 |AsyncResetReg_542                           |     2|
|95    |            sync_1                                  |AsyncResetRegVec_w1_i0_538                  |     1|
|96    |              reg_0                                 |AsyncResetReg_541                           |     1|
|97    |            sync_2                                  |AsyncResetRegVec_w1_i0_539                  |     1|
|98    |              reg_0                                 |AsyncResetReg_540                           |     1|
|99    |        crossing                                    |TLAsyncCrossingSink_1                       |   126|
|100   |          AsyncQueueSink                            |AsyncQueueSink_4                            |    64|
|101   |            deq_bits_reg                            |SynchronizerShiftReg_w80_d1                 |    56|
|102   |            ridx_bin                                |AsyncResetRegVec_w1_i0_525                  |     1|
|103   |              reg_0                                 |AsyncResetReg_535                           |     1|
|104   |            valid_reg                               |AsyncResetRegVec_w1_i0_526                  |     3|
|105   |              reg_0                                 |AsyncResetReg_534                           |     3|
|106   |            widx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_527 |     4|
|107   |              sync_0                                |AsyncResetRegVec_w1_i0_528                  |     2|
|108   |                reg_0                               |AsyncResetReg_533                           |     2|
|109   |              sync_1                                |AsyncResetRegVec_w1_i0_529                  |     1|
|110   |                reg_0                               |AsyncResetReg_532                           |     1|
|111   |              sync_2                                |AsyncResetRegVec_w1_i0_530                  |     1|
|112   |                reg_0                               |AsyncResetReg_531                           |     1|
|113   |          AsyncQueueSource                          |AsyncQueueSource_4                          |    62|
|114   |            AsyncValidSync                          |AsyncValidSync_492                          |     7|
|115   |              source_valid                          |AsyncResetSynchronizerShiftReg_w1_d4_i0_516 |     7|
|116   |                sync_0                              |AsyncResetRegVec_w1_i0_517                  |     1|
|117   |                  reg_0                             |AsyncResetReg_524                           |     1|
|118   |                sync_1                              |AsyncResetRegVec_w1_i0_518                  |     3|
|119   |                  reg_0                             |AsyncResetReg_523                           |     3|
|120   |                sync_2                              |AsyncResetRegVec_w1_i0_519                  |     2|
|121   |                  reg_0                             |AsyncResetReg_522                           |     2|
|122   |                sync_3                              |AsyncResetRegVec_w1_i0_520                  |     1|
|123   |                  reg_0                             |AsyncResetReg_521                           |     1|
|124   |            AsyncValidSync_1                        |AsyncValidSync_1_493                        |     1|
|125   |              sink_extend                           |AsyncResetSynchronizerShiftReg_w1_d1_i0_513 |     1|
|126   |                sync_0                              |AsyncResetRegVec_w1_i0_514                  |     1|
|127   |                  reg_0                             |AsyncResetReg_515                           |     1|
|128   |            AsyncValidSync_2                        |AsyncValidSync_2_494                        |     9|
|129   |              sink_valid                            |AsyncResetSynchronizerShiftReg_w1_d3_i0_506 |     9|
|130   |                sync_0                              |AsyncResetRegVec_w1_i0_507                  |     7|
|131   |                  reg_0                             |AsyncResetReg_512                           |     7|
|132   |                sync_1                              |AsyncResetRegVec_w1_i0_508                  |     1|
|133   |                  reg_0                             |AsyncResetReg_511                           |     1|
|134   |                sync_2                              |AsyncResetRegVec_w1_i0_509                  |     1|
|135   |                  reg_0                             |AsyncResetReg_510                           |     1|
|136   |            ready_reg                               |AsyncResetRegVec_w1_i0_495                  |     1|
|137   |              reg_0                                 |AsyncResetReg_505                           |     1|
|138   |            ridx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_496 |     3|
|139   |              sync_0                                |AsyncResetRegVec_w1_i0_499                  |     1|
|140   |                reg_0                               |AsyncResetReg_504                           |     1|
|141   |              sync_1                                |AsyncResetRegVec_w1_i0_500                  |     1|
|142   |                reg_0                               |AsyncResetReg_503                           |     1|
|143   |              sync_2                                |AsyncResetRegVec_w1_i0_501                  |     1|
|144   |                reg_0                               |AsyncResetReg_502                           |     1|
|145   |            widx_bin                                |AsyncResetRegVec_w1_i0_497                  |     1|
|146   |              reg_0                                 |AsyncResetReg_498                           |     1|
|147   |        dwakeup_deglitch                            |DeglitchShiftRegister                       |     4|
|148   |      asyncXing                                     |IntXing                                     |     3|
|149   |        SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_489              |     3|
|150   |      asyncXing_1                                   |IntXing_3                                   |     3|
|151   |        SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_488              |     3|
|152   |      asyncXing_2                                   |IntXing_4                                   |     3|
|153   |        SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_487              |     3|
|154   |      asyncXing_3                                   |IntXing_5                                   |     3|
|155   |        SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_486              |     3|
|156   |      asyncXing_4                                   |IntXing_6                                   |     3|
|157   |        SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_485              |     3|
|158   |      asyncXing_5                                   |IntXing_5_7                                 |    96|
|159   |        SynchronizerShiftReg_w32_d3                 |SynchronizerShiftReg_w32_d3_484             |    96|
|160   |      asyncXing_6                                   |IntXing_6_8                                 |    12|
|161   |        SynchronizerShiftReg_w4_d3                  |SynchronizerShiftReg_w4_d3_483              |    12|
|162   |      asyncXing_7                                   |IntXing_6_9                                 |    12|
|163   |        SynchronizerShiftReg_w4_d3                  |SynchronizerShiftReg_w4_d3_482              |    12|
|164   |      asyncXing_8                                   |IntXing_6_10                                |    12|
|165   |        SynchronizerShiftReg_w4_d3                  |SynchronizerShiftReg_w4_d3                  |    12|
|166   |      asyncXing_9                                   |IntXing_11                                  |     3|
|167   |        SynchronizerShiftReg_w1_d3                  |SynchronizerShiftReg_w1_d3_481              |     3|
|168   |      clint                                         |CLINT                                       |   248|
|169   |      debug_1                                       |TLDebugModule                               |  3396|
|170   |        dmInner                                     |TLDebugModuleInnerAsync                     |  3241|
|171   |          AsyncQueueSink                            |AsyncQueueSink_3                            |    22|
|172   |            deq_bits_reg                            |SynchronizerShiftReg_w12_d1                 |    12|
|173   |            ridx_bin                                |AsyncResetRegVec_w1_i0_470                  |     1|
|174   |              reg_0                                 |AsyncResetReg_480                           |     1|
|175   |            valid_reg                               |AsyncResetRegVec_w1_i0_471                  |     6|
|176   |              reg_0                                 |AsyncResetReg_479                           |     6|
|177   |            widx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_472 |     3|
|178   |              sync_0                                |AsyncResetRegVec_w1_i0_473                  |     1|
|179   |                reg_0                               |AsyncResetReg_478                           |     1|
|180   |              sync_1                                |AsyncResetRegVec_w1_i0_474                  |     1|
|181   |                reg_0                               |AsyncResetReg_477                           |     1|
|182   |              sync_2                                |AsyncResetRegVec_w1_i0_475                  |     1|
|183   |                reg_0                               |AsyncResetReg_476                           |     1|
|184   |          dmInner                                   |TLDebugModuleInner                          |  2884|
|185   |          dmactiveSync                              |ResetCatchAndSync_d3_418                    |     4|
|186   |            AsyncResetSynchronizerShiftReg_w1_d3_i0 |AsyncResetSynchronizerShiftReg_w1_d3_i0_463 |     4|
|187   |              sync_0                                |AsyncResetRegVec_w1_i0_464                  |     2|
|188   |                reg_0                               |AsyncResetReg_469                           |     2|
|189   |              sync_1                                |AsyncResetRegVec_w1_i0_465                  |     1|
|190   |                reg_0                               |AsyncResetReg_468                           |     1|
|191   |              sync_2                                |AsyncResetRegVec_w1_i0_466                  |     1|
|192   |                reg_0                               |AsyncResetReg_467                           |     1|
|193   |          dmiXing                                   |TLAsyncCrossingSink                         |   326|
|194   |            AsyncQueueSink                          |AsyncQueueSink_2                            |   272|
|195   |              deq_bits_reg                          |SynchronizerShiftReg_w55_d1                 |   265|
|196   |              ridx_bin                              |AsyncResetRegVec_w1_i0_452                  |     1|
|197   |                reg_0                               |AsyncResetReg_462                           |     1|
|198   |              valid_reg                             |AsyncResetRegVec_w1_i0_453                  |     3|
|199   |                reg_0                               |AsyncResetReg_461                           |     3|
|200   |              widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_454 |     3|
|201   |                sync_0                              |AsyncResetRegVec_w1_i0_455                  |     1|
|202   |                  reg_0                             |AsyncResetReg_460                           |     1|
|203   |                sync_1                              |AsyncResetRegVec_w1_i0_456                  |     1|
|204   |                  reg_0                             |AsyncResetReg_459                           |     1|
|205   |                sync_2                              |AsyncResetRegVec_w1_i0_457                  |     1|
|206   |                  reg_0                             |AsyncResetReg_458                           |     1|
|207   |            AsyncQueueSource                        |AsyncQueueSource_3                          |    54|
|208   |              AsyncValidSync                        |AsyncValidSync_419                          |     7|
|209   |                source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0_443 |     7|
|210   |                  sync_0                            |AsyncResetRegVec_w1_i0_444                  |     1|
|211   |                    reg_0                           |AsyncResetReg_451                           |     1|
|212   |                  sync_1                            |AsyncResetRegVec_w1_i0_445                  |     3|
|213   |                    reg_0                           |AsyncResetReg_450                           |     3|
|214   |                  sync_2                            |AsyncResetRegVec_w1_i0_446                  |     2|
|215   |                    reg_0                           |AsyncResetReg_449                           |     2|
|216   |                  sync_3                            |AsyncResetRegVec_w1_i0_447                  |     1|
|217   |                    reg_0                           |AsyncResetReg_448                           |     1|
|218   |              AsyncValidSync_1                      |AsyncValidSync_1_420                        |     1|
|219   |                sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0_440 |     1|
|220   |                  sync_0                            |AsyncResetRegVec_w1_i0_441                  |     1|
|221   |                    reg_0                           |AsyncResetReg_442                           |     1|
|222   |              AsyncValidSync_2                      |AsyncValidSync_2_421                        |     3|
|223   |                sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_433 |     3|
|224   |                  sync_0                            |AsyncResetRegVec_w1_i0_434                  |     1|
|225   |                    reg_0                           |AsyncResetReg_439                           |     1|
|226   |                  sync_1                            |AsyncResetRegVec_w1_i0_435                  |     1|
|227   |                    reg_0                           |AsyncResetReg_438                           |     1|
|228   |                  sync_2                            |AsyncResetRegVec_w1_i0_436                  |     1|
|229   |                    reg_0                           |AsyncResetReg_437                           |     1|
|230   |              ready_reg                             |AsyncResetRegVec_w1_i0_422                  |     5|
|231   |                reg_0                               |AsyncResetReg_432                           |     5|
|232   |              ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_423 |     3|
|233   |                sync_0                              |AsyncResetRegVec_w1_i0_426                  |     1|
|234   |                  reg_0                             |AsyncResetReg_431                           |     1|
|235   |                sync_1                              |AsyncResetRegVec_w1_i0_427                  |     1|
|236   |                  reg_0                             |AsyncResetReg_430                           |     1|
|237   |                sync_2                              |AsyncResetRegVec_w1_i0_428                  |     1|
|238   |                  reg_0                             |AsyncResetReg_429                           |     1|
|239   |              widx_bin                              |AsyncResetRegVec_w1_i0_424                  |     1|
|240   |                reg_0                               |AsyncResetReg_425                           |     1|
|241   |        dmOuter                                     |TLDebugModuleOuterAsync                     |   155|
|242   |          AsyncQueueSource                          |AsyncQueueSource_2                          |    20|
|243   |            ready_reg                               |AsyncResetRegVec_w1_i0_407                  |     4|
|244   |              reg_0                                 |AsyncResetReg_417                           |     4|
|245   |            ridx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_408 |     3|
|246   |              sync_0                                |AsyncResetRegVec_w1_i0_411                  |     1|
|247   |                reg_0                               |AsyncResetReg_416                           |     1|
|248   |              sync_1                                |AsyncResetRegVec_w1_i0_412                  |     1|
|249   |                reg_0                               |AsyncResetReg_415                           |     1|
|250   |              sync_2                                |AsyncResetRegVec_w1_i0_413                  |     1|
|251   |                reg_0                               |AsyncResetReg_414                           |     1|
|252   |            widx_bin                                |AsyncResetRegVec_w1_i0_409                  |     1|
|253   |              reg_0                                 |AsyncResetReg_410                           |     1|
|254   |          asource                                   |TLAsyncCrossingSource_1                     |   109|
|255   |            AsyncQueueSink                          |AsyncQueueSink_1                            |    59|
|256   |              AsyncValidSync                        |AsyncValidSync_374                          |     7|
|257   |                source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0_398 |     7|
|258   |                  sync_0                            |AsyncResetRegVec_w1_i0_399                  |     1|
|259   |                    reg_0                           |AsyncResetReg_406                           |     1|
|260   |                  sync_1                            |AsyncResetRegVec_w1_i0_400                  |     3|
|261   |                    reg_0                           |AsyncResetReg_405                           |     3|
|262   |                  sync_2                            |AsyncResetRegVec_w1_i0_401                  |     2|
|263   |                    reg_0                           |AsyncResetReg_404                           |     2|
|264   |                  sync_3                            |AsyncResetRegVec_w1_i0_402                  |     1|
|265   |                    reg_0                           |AsyncResetReg_403                           |     1|
|266   |              AsyncValidSync_1                      |AsyncValidSync_1_375                        |     1|
|267   |                sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0_395 |     1|
|268   |                  sync_0                            |AsyncResetRegVec_w1_i0_396                  |     1|
|269   |                    reg_0                           |AsyncResetReg_397                           |     1|
|270   |              AsyncValidSync_2                      |AsyncValidSync_2_376                        |     9|
|271   |                sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_388 |     9|
|272   |                  sync_0                            |AsyncResetRegVec_w1_i0_389                  |     7|
|273   |                    reg_0                           |AsyncResetReg_394                           |     7|
|274   |                  sync_1                            |AsyncResetRegVec_w1_i0_390                  |     1|
|275   |                    reg_0                           |AsyncResetReg_393                           |     1|
|276   |                  sync_2                            |AsyncResetRegVec_w1_i0_391                  |     1|
|277   |                    reg_0                           |AsyncResetReg_392                           |     1|
|278   |              deq_bits_reg                          |SynchronizerShiftReg_w43_d1                 |    36|
|279   |              ridx_bin                              |AsyncResetRegVec_w1_i0_377                  |     1|
|280   |                reg_0                               |AsyncResetReg_387                           |     1|
|281   |              valid_reg                             |AsyncResetRegVec_w1_i0_378                  |     2|
|282   |                reg_0                               |AsyncResetReg_386                           |     2|
|283   |              widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_379 |     3|
|284   |                sync_0                              |AsyncResetRegVec_w1_i0_380                  |     1|
|285   |                  reg_0                             |AsyncResetReg_385                           |     1|
|286   |                sync_1                              |AsyncResetRegVec_w1_i0_381                  |     1|
|287   |                  reg_0                             |AsyncResetReg_384                           |     1|
|288   |                sync_2                              |AsyncResetRegVec_w1_i0_382                  |     1|
|289   |                  reg_0                             |AsyncResetReg_383                           |     1|
|290   |            AsyncQueueSource                        |AsyncQueueSource_1                          |    50|
|291   |              ready_reg                             |AsyncResetRegVec_w1_i0_363                  |     1|
|292   |                reg_0                               |AsyncResetReg_373                           |     1|
|293   |              ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_364 |     3|
|294   |                sync_0                              |AsyncResetRegVec_w1_i0_367                  |     1|
|295   |                  reg_0                             |AsyncResetReg_372                           |     1|
|296   |                sync_1                              |AsyncResetRegVec_w1_i0_368                  |     1|
|297   |                  reg_0                             |AsyncResetReg_371                           |     1|
|298   |                sync_2                              |AsyncResetRegVec_w1_i0_369                  |     1|
|299   |                  reg_0                             |AsyncResetReg_370                           |     1|
|300   |              widx_bin                              |AsyncResetRegVec_w1_i0_365                  |     3|
|301   |                reg_0                               |AsyncResetReg_366                           |     3|
|302   |          dmOuter                                   |TLDebugModuleOuter                          |    18|
|303   |            DMCONTROL                               |AsyncResetRegVec_w32_i0_345                 |    17|
|304   |              reg_0                                 |AsyncResetReg_348                           |     3|
|305   |              reg_1                                 |AsyncResetReg_349                           |     1|
|306   |              reg_16                                |AsyncResetReg_350                           |     1|
|307   |              reg_17                                |AsyncResetReg_351                           |     1|
|308   |              reg_18                                |AsyncResetReg_352                           |     1|
|309   |              reg_19                                |AsyncResetReg_353                           |     1|
|310   |              reg_20                                |AsyncResetReg_354                           |     1|
|311   |              reg_21                                |AsyncResetReg_355                           |     1|
|312   |              reg_22                                |AsyncResetReg_356                           |     1|
|313   |              reg_23                                |AsyncResetReg_357                           |     1|
|314   |              reg_24                                |AsyncResetReg_358                           |     1|
|315   |              reg_25                                |AsyncResetReg_359                           |     1|
|316   |              reg_28                                |AsyncResetReg_360                           |     1|
|317   |              reg_30                                |AsyncResetReg_361                           |     1|
|318   |              reg_31                                |AsyncResetReg_362                           |     1|
|319   |            debugInterrupts                         |AsyncResetRegVec_w1_i0_346                  |     1|
|320   |              reg_0                                 |AsyncResetReg_347                           |     1|
|321   |          dmiXbar                                   |TLXbar_7                                    |     8|
|322   |      dmiResetCatch                                 |ResetCatchAndSync_d3                        |     4|
|323   |        AsyncResetSynchronizerShiftReg_w1_d3_i0     |AsyncResetSynchronizerShiftReg_w1_d3_i0_338 |     4|
|324   |          sync_0                                    |AsyncResetRegVec_w1_i0_339                  |     2|
|325   |            reg_0                                   |AsyncResetReg_344                           |     2|
|326   |          sync_1                                    |AsyncResetRegVec_w1_i0_340                  |     1|
|327   |            reg_0                                   |AsyncResetReg_343                           |     1|
|328   |          sync_2                                    |AsyncResetRegVec_w1_i0_341                  |     1|
|329   |            reg_0                                   |AsyncResetReg_342                           |     1|
|330   |      dtm                                           |DebugTransportModuleJTAG                    |   334|
|331   |        JtagBypassChain                             |JtagBypassChain                             |     1|
|332   |        JtagTapController                           |JtagTapController                           |    95|
|333   |          irChain                                   |CaptureUpdateChain_2                        |     5|
|334   |          stateMachine                              |JtagStateMachine                            |    78|
|335   |            currStateReg                            |AsyncResetRegVec_w4_i15                     |    78|
|336   |              reg_0                                 |AsyncResetReg__parameterized0               |    68|
|337   |              reg_1                                 |AsyncResetReg__parameterized0_335           |     4|
|338   |              reg_2                                 |AsyncResetReg__parameterized0_336           |     5|
|339   |              reg_3                                 |AsyncResetReg__parameterized0_337           |     1|
|340   |        dmiAccessChain                              |CaptureUpdateChain_1                        |    58|
|341   |        dtmInfoChain                                |CaptureUpdateChain                          |    35|
|342   |        idcodeChain                                 |CaptureChain                                |    35|
|343   |      gpio_0_1                                      |TLGPIO                                      |  1100|
|344   |        ieReg                                       |AsyncResetRegVec_w32_i0                     |    53|
|345   |          reg_0                                     |AsyncResetReg_303                           |     2|
|346   |          reg_1                                     |AsyncResetReg_304                           |     2|
|347   |          reg_10                                    |AsyncResetReg_305                           |     2|
|348   |          reg_11                                    |AsyncResetReg_306                           |     2|
|349   |          reg_12                                    |AsyncResetReg_307                           |     1|
|350   |          reg_13                                    |AsyncResetReg_308                           |     1|
|351   |          reg_14                                    |AsyncResetReg_309                           |     2|
|352   |          reg_15                                    |AsyncResetReg_310                           |     2|
|353   |          reg_16                                    |AsyncResetReg_311                           |     2|
|354   |          reg_17                                    |AsyncResetReg_312                           |     2|
|355   |          reg_18                                    |AsyncResetReg_313                           |     2|
|356   |          reg_19                                    |AsyncResetReg_314                           |     2|
|357   |          reg_2                                     |AsyncResetReg_315                           |     2|
|358   |          reg_20                                    |AsyncResetReg_316                           |     2|
|359   |          reg_21                                    |AsyncResetReg_317                           |     2|
|360   |          reg_22                                    |AsyncResetReg_318                           |     2|
|361   |          reg_23                                    |AsyncResetReg_319                           |     2|
|362   |          reg_24                                    |AsyncResetReg_320                           |     2|
|363   |          reg_25                                    |AsyncResetReg_321                           |     2|
|364   |          reg_26                                    |AsyncResetReg_322                           |     2|
|365   |          reg_27                                    |AsyncResetReg_323                           |     1|
|366   |          reg_28                                    |AsyncResetReg_324                           |     1|
|367   |          reg_29                                    |AsyncResetReg_325                           |     2|
|368   |          reg_3                                     |AsyncResetReg_326                           |     1|
|369   |          reg_30                                    |AsyncResetReg_327                           |     1|
|370   |          reg_31                                    |AsyncResetReg_328                           |     1|
|371   |          reg_4                                     |AsyncResetReg_329                           |     1|
|372   |          reg_5                                     |AsyncResetReg_330                           |     2|
|373   |          reg_6                                     |AsyncResetReg_331                           |     1|
|374   |          reg_7                                     |AsyncResetReg_332                           |     1|
|375   |          reg_8                                     |AsyncResetReg_333                           |     1|
|376   |          reg_9                                     |AsyncResetReg_334                           |     2|
|377   |        inSyncReg                                   |SynchronizerShiftReg_w32_d3                 |   116|
|378   |        intsource                                   |IntSyncCrossingSource_10                    |    93|
|379   |          AsyncResetRegVec_w32_i0                   |AsyncResetRegVec_w32_i0_270                 |    93|
|380   |            reg_0                                   |AsyncResetReg_271                           |     3|
|381   |            reg_1                                   |AsyncResetReg_272                           |     3|
|382   |            reg_10                                  |AsyncResetReg_273                           |     3|
|383   |            reg_11                                  |AsyncResetReg_274                           |     3|
|384   |            reg_12                                  |AsyncResetReg_275                           |     3|
|385   |            reg_13                                  |AsyncResetReg_276                           |     3|
|386   |            reg_14                                  |AsyncResetReg_277                           |     3|
|387   |            reg_15                                  |AsyncResetReg_278                           |     3|
|388   |            reg_16                                  |AsyncResetReg_279                           |     3|
|389   |            reg_17                                  |AsyncResetReg_280                           |     3|
|390   |            reg_18                                  |AsyncResetReg_281                           |     3|
|391   |            reg_19                                  |AsyncResetReg_282                           |     3|
|392   |            reg_2                                   |AsyncResetReg_283                           |     3|
|393   |            reg_20                                  |AsyncResetReg_284                           |     3|
|394   |            reg_21                                  |AsyncResetReg_285                           |     3|
|395   |            reg_22                                  |AsyncResetReg_286                           |     3|
|396   |            reg_23                                  |AsyncResetReg_287                           |     3|
|397   |            reg_24                                  |AsyncResetReg_288                           |     3|
|398   |            reg_25                                  |AsyncResetReg_289                           |     3|
|399   |            reg_26                                  |AsyncResetReg_290                           |     3|
|400   |            reg_27                                  |AsyncResetReg_291                           |     3|
|401   |            reg_28                                  |AsyncResetReg_292                           |     3|
|402   |            reg_29                                  |AsyncResetReg_293                           |     3|
|403   |            reg_3                                   |AsyncResetReg_294                           |     3|
|404   |            reg_30                                  |AsyncResetReg_295                           |     3|
|405   |            reg_31                                  |AsyncResetReg_296                           |     3|
|406   |            reg_4                                   |AsyncResetReg_297                           |     3|
|407   |            reg_5                                   |AsyncResetReg_298                           |     3|
|408   |            reg_6                                   |AsyncResetReg_299                           |     2|
|409   |            reg_7                                   |AsyncResetReg_300                           |     2|
|410   |            reg_8                                   |AsyncResetReg_301                           |     2|
|411   |            reg_9                                   |AsyncResetReg_302                           |     3|
|412   |        iofEnReg                                    |AsyncResetRegVec_w32_i0_171                 |   155|
|413   |          reg_0                                     |AsyncResetReg_238                           |     4|
|414   |          reg_1                                     |AsyncResetReg_239                           |     5|
|415   |          reg_10                                    |AsyncResetReg_240                           |     5|
|416   |          reg_11                                    |AsyncResetReg_241                           |     5|
|417   |          reg_12                                    |AsyncResetReg_242                           |     7|
|418   |          reg_13                                    |AsyncResetReg_243                           |     7|
|419   |          reg_14                                    |AsyncResetReg_244                           |     4|
|420   |          reg_15                                    |AsyncResetReg_245                           |     4|
|421   |          reg_16                                    |AsyncResetReg_246                           |     5|
|422   |          reg_17                                    |AsyncResetReg_247                           |     5|
|423   |          reg_18                                    |AsyncResetReg_248                           |     4|
|424   |          reg_19                                    |AsyncResetReg_249                           |     5|
|425   |          reg_2                                     |AsyncResetReg_250                           |     5|
|426   |          reg_20                                    |AsyncResetReg_251                           |     5|
|427   |          reg_21                                    |AsyncResetReg_252                           |     5|
|428   |          reg_22                                    |AsyncResetReg_253                           |     5|
|429   |          reg_23                                    |AsyncResetReg_254                           |     4|
|430   |          reg_24                                    |AsyncResetReg_255                           |     4|
|431   |          reg_25                                    |AsyncResetReg_256                           |     4|
|432   |          reg_26                                    |AsyncResetReg_257                           |     4|
|433   |          reg_27                                    |AsyncResetReg_258                           |     5|
|434   |          reg_28                                    |AsyncResetReg_259                           |     5|
|435   |          reg_29                                    |AsyncResetReg_260                           |     4|
|436   |          reg_3                                     |AsyncResetReg_261                           |     6|
|437   |          reg_30                                    |AsyncResetReg_262                           |     5|
|438   |          reg_31                                    |AsyncResetReg_263                           |     6|
|439   |          reg_4                                     |AsyncResetReg_264                           |     6|
|440   |          reg_5                                     |AsyncResetReg_265                           |     5|
|441   |          reg_6                                     |AsyncResetReg_266                           |     4|
|442   |          reg_7                                     |AsyncResetReg_267                           |     4|
|443   |          reg_8                                     |AsyncResetReg_268                           |     4|
|444   |          reg_9                                     |AsyncResetReg_269                           |     5|
|445   |        oeReg                                       |AsyncResetRegVec_w32_i0_172                 |   126|
|446   |          reg_0                                     |AsyncResetReg_206                           |     5|
|447   |          reg_1                                     |AsyncResetReg_207                           |     4|
|448   |          reg_10                                    |AsyncResetReg_208                           |     4|
|449   |          reg_11                                    |AsyncResetReg_209                           |     4|
|450   |          reg_12                                    |AsyncResetReg_210                           |     3|
|451   |          reg_13                                    |AsyncResetReg_211                           |     3|
|452   |          reg_14                                    |AsyncResetReg_212                           |     4|
|453   |          reg_15                                    |AsyncResetReg_213                           |     4|
|454   |          reg_16                                    |AsyncResetReg_214                           |     4|
|455   |          reg_17                                    |AsyncResetReg_215                           |     4|
|456   |          reg_18                                    |AsyncResetReg_216                           |     4|
|457   |          reg_19                                    |AsyncResetReg_217                           |     4|
|458   |          reg_2                                     |AsyncResetReg_218                           |     4|
|459   |          reg_20                                    |AsyncResetReg_219                           |     4|
|460   |          reg_21                                    |AsyncResetReg_220                           |     4|
|461   |          reg_22                                    |AsyncResetReg_221                           |     4|
|462   |          reg_23                                    |AsyncResetReg_222                           |     4|
|463   |          reg_24                                    |AsyncResetReg_223                           |     5|
|464   |          reg_25                                    |AsyncResetReg_224                           |     5|
|465   |          reg_26                                    |AsyncResetReg_225                           |     5|
|466   |          reg_27                                    |AsyncResetReg_226                           |     4|
|467   |          reg_28                                    |AsyncResetReg_227                           |     4|
|468   |          reg_29                                    |AsyncResetReg_228                           |     5|
|469   |          reg_3                                     |AsyncResetReg_229                           |     4|
|470   |          reg_30                                    |AsyncResetReg_230                           |     4|
|471   |          reg_31                                    |AsyncResetReg_231                           |     3|
|472   |          reg_4                                     |AsyncResetReg_232                           |     3|
|473   |          reg_5                                     |AsyncResetReg_233                           |     4|
|474   |          reg_6                                     |AsyncResetReg_234                           |     3|
|475   |          reg_7                                     |AsyncResetReg_235                           |     3|
|476   |          reg_8                                     |AsyncResetReg_236                           |     3|
|477   |          reg_9                                     |AsyncResetReg_237                           |     4|
|478   |        pueReg                                      |AsyncResetRegVec_w32_i0_173                 |    64|
|479   |          reg_0                                     |AsyncResetReg_174                           |     2|
|480   |          reg_1                                     |AsyncResetReg_175                           |     2|
|481   |          reg_10                                    |AsyncResetReg_176                           |     2|
|482   |          reg_11                                    |AsyncResetReg_177                           |     2|
|483   |          reg_12                                    |AsyncResetReg_178                           |     2|
|484   |          reg_13                                    |AsyncResetReg_179                           |     2|
|485   |          reg_14                                    |AsyncResetReg_180                           |     2|
|486   |          reg_15                                    |AsyncResetReg_181                           |     2|
|487   |          reg_16                                    |AsyncResetReg_182                           |     2|
|488   |          reg_17                                    |AsyncResetReg_183                           |     2|
|489   |          reg_18                                    |AsyncResetReg_184                           |     2|
|490   |          reg_19                                    |AsyncResetReg_185                           |     2|
|491   |          reg_2                                     |AsyncResetReg_186                           |     2|
|492   |          reg_20                                    |AsyncResetReg_187                           |     2|
|493   |          reg_21                                    |AsyncResetReg_188                           |     2|
|494   |          reg_22                                    |AsyncResetReg_189                           |     2|
|495   |          reg_23                                    |AsyncResetReg_190                           |     2|
|496   |          reg_24                                    |AsyncResetReg_191                           |     2|
|497   |          reg_25                                    |AsyncResetReg_192                           |     2|
|498   |          reg_26                                    |AsyncResetReg_193                           |     2|
|499   |          reg_27                                    |AsyncResetReg_194                           |     2|
|500   |          reg_28                                    |AsyncResetReg_195                           |     2|
|501   |          reg_29                                    |AsyncResetReg_196                           |     2|
|502   |          reg_3                                     |AsyncResetReg_197                           |     2|
|503   |          reg_30                                    |AsyncResetReg_198                           |     2|
|504   |          reg_31                                    |AsyncResetReg_199                           |     2|
|505   |          reg_4                                     |AsyncResetReg_200                           |     2|
|506   |          reg_5                                     |AsyncResetReg_201                           |     2|
|507   |          reg_6                                     |AsyncResetReg_202                           |     2|
|508   |          reg_7                                     |AsyncResetReg_203                           |     2|
|509   |          reg_8                                     |AsyncResetReg_204                           |     2|
|510   |          reg_9                                     |AsyncResetReg_205                           |     2|
|511   |      i2c_0_1                                       |TLI2C                                       |   285|
|512   |        intsource                                   |IntSyncCrossingSource_3_168                 |     2|
|513   |          AsyncResetRegVec_w1_i0                    |AsyncResetRegVec_w1_i0_169                  |     2|
|514   |            reg_0                                   |AsyncResetReg_170                           |     2|
|515   |      intsink_1                                     |IntSyncCrossingSink_4                       |     6|
|516   |        SynchronizerShiftReg_w2_d3                  |SynchronizerShiftReg_w2_d3                  |     6|
|517   |      intsource                                     |IntSyncCrossingSource_2                     |     2|
|518   |        AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0                      |     2|
|519   |          reg_0                                     |AsyncResetReg_166                           |     1|
|520   |          reg_1                                     |AsyncResetReg_167                           |     1|
|521   |      intsource_1                                   |IntSyncCrossingSource_3                     |     1|
|522   |        AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_164                  |     1|
|523   |          reg_0                                     |AsyncResetReg_165                           |     1|
|524   |      maskROM                                       |TLMaskROM                                   |    79|
|525   |        rom                                         |BootROM                                     |    32|
|526   |      pbus                                          |PeripheryBus_1                              |  2842|
|527   |        atomics                                     |TLAtomicAutomata_1                          |   400|
|528   |        buffer                                      |TLBuffer_10                                 |   286|
|529   |          Queue                                     |Queue_2_162                                 |   214|
|530   |          Queue_1                                   |Queue_1_163                                 |    72|
|531   |        buffer_1                                    |TLBuffer_11                                 |   115|
|532   |          Queue                                     |Queue_2                                     |    86|
|533   |          Queue_1                                   |Queue_1_161                                 |    29|
|534   |        coupler_to_device_named_gpio_0              |SimpleLazyModule_19                         |   116|
|535   |          fragmenter                                |TLFragmenter_11                             |   116|
|536   |            Repeater                                |Repeater_4_160                              |    99|
|537   |        coupler_to_device_named_i2c_0               |SimpleLazyModule_23                         |   110|
|538   |          fragmenter                                |TLFragmenter_15                             |   110|
|539   |            Repeater                                |Repeater_4_159                              |    94|
|540   |        coupler_to_device_named_pwm_0               |SimpleLazyModule_20                         |   139|
|541   |          fragmenter                                |TLFragmenter_12                             |   139|
|542   |            Repeater                                |Repeater_4_158                              |   123|
|543   |        coupler_to_device_named_pwm_1               |SimpleLazyModule_21                         |   150|
|544   |          fragmenter                                |TLFragmenter_13                             |   150|
|545   |            Repeater                                |Repeater_4_157                              |   134|
|546   |        coupler_to_device_named_pwm_2               |SimpleLazyModule_22                         |   154|
|547   |          fragmenter                                |TLFragmenter_14                             |   154|
|548   |            Repeater                                |Repeater_4_156                              |   138|
|549   |        coupler_to_device_named_qspi_0              |SimpleLazyModule_15                         |   188|
|550   |          fragmenter                                |TLFragmenter_7                              |   188|
|551   |            Repeater                                |Repeater_4_155                              |   171|
|552   |        coupler_to_device_named_spi_0               |SimpleLazyModule_17                         |   171|
|553   |          fragmenter                                |TLFragmenter_9                              |   171|
|554   |            Repeater                                |Repeater_4_154                              |   155|
|555   |        coupler_to_device_named_spi_1               |SimpleLazyModule_18                         |   185|
|556   |          fragmenter                                |TLFragmenter_10                             |   185|
|557   |            Repeater                                |Repeater_4_153                              |   168|
|558   |        coupler_to_mem_named_qspi_0                 |SimpleLazyModule_16                         |   203|
|559   |          buffer                                    |TLBuffer_12                                 |    28|
|560   |            Queue                                   |Queue_7                                     |    28|
|561   |          fragmenter                                |TLFragmenter_8                              |   139|
|562   |            Repeater                                |Repeater_8                                  |    87|
|563   |          widget                                    |TLWidthWidget_3                             |    36|
|564   |        coupler_to_slave_named_uart_0               |SimpleLazyModule_13                         |   109|
|565   |          fragmenter                                |TLFragmenter_5                              |   109|
|566   |            Repeater                                |Repeater_4_152                              |    93|
|567   |        coupler_to_slave_named_uart_1               |SimpleLazyModule_14                         |   111|
|568   |          fragmenter                                |TLFragmenter_6                              |   111|
|569   |            Repeater                                |Repeater_4_151                              |    95|
|570   |        out_xbar                                    |TLXbar_4                                    |   313|
|571   |        wrapped_error_device                        |SimpleLazyModule_11                         |    92|
|572   |          error                                     |TLError                                     |    92|
|573   |            a                                       |Queue_4                                     |    61|
|574   |      plic                                          |TLPLIC                                      |  1453|
|575   |        LevelGateway                                |LevelGateway                                |     1|
|576   |        LevelGateway_1                              |LevelGateway_100                            |     1|
|577   |        LevelGateway_10                             |LevelGateway_101                            |     1|
|578   |        LevelGateway_11                             |LevelGateway_102                            |     1|
|579   |        LevelGateway_12                             |LevelGateway_103                            |     1|
|580   |        LevelGateway_13                             |LevelGateway_104                            |     1|
|581   |        LevelGateway_14                             |LevelGateway_105                            |     1|
|582   |        LevelGateway_15                             |LevelGateway_106                            |     1|
|583   |        LevelGateway_16                             |LevelGateway_107                            |     1|
|584   |        LevelGateway_17                             |LevelGateway_108                            |     1|
|585   |        LevelGateway_18                             |LevelGateway_109                            |     1|
|586   |        LevelGateway_19                             |LevelGateway_110                            |     1|
|587   |        LevelGateway_2                              |LevelGateway_111                            |     1|
|588   |        LevelGateway_20                             |LevelGateway_112                            |     1|
|589   |        LevelGateway_21                             |LevelGateway_113                            |     1|
|590   |        LevelGateway_22                             |LevelGateway_114                            |     1|
|591   |        LevelGateway_23                             |LevelGateway_115                            |     1|
|592   |        LevelGateway_24                             |LevelGateway_116                            |     1|
|593   |        LevelGateway_25                             |LevelGateway_117                            |     1|
|594   |        LevelGateway_26                             |LevelGateway_118                            |     1|
|595   |        LevelGateway_27                             |LevelGateway_119                            |     1|
|596   |        LevelGateway_28                             |LevelGateway_120                            |     1|
|597   |        LevelGateway_29                             |LevelGateway_121                            |     1|
|598   |        LevelGateway_3                              |LevelGateway_122                            |     1|
|599   |        LevelGateway_30                             |LevelGateway_123                            |     1|
|600   |        LevelGateway_31                             |LevelGateway_124                            |     1|
|601   |        LevelGateway_32                             |LevelGateway_125                            |     1|
|602   |        LevelGateway_33                             |LevelGateway_126                            |     1|
|603   |        LevelGateway_34                             |LevelGateway_127                            |     1|
|604   |        LevelGateway_35                             |LevelGateway_128                            |     1|
|605   |        LevelGateway_36                             |LevelGateway_129                            |     1|
|606   |        LevelGateway_37                             |LevelGateway_130                            |     1|
|607   |        LevelGateway_38                             |LevelGateway_131                            |     1|
|608   |        LevelGateway_39                             |LevelGateway_132                            |     1|
|609   |        LevelGateway_4                              |LevelGateway_133                            |     1|
|610   |        LevelGateway_40                             |LevelGateway_134                            |     1|
|611   |        LevelGateway_41                             |LevelGateway_135                            |     1|
|612   |        LevelGateway_42                             |LevelGateway_136                            |     1|
|613   |        LevelGateway_43                             |LevelGateway_137                            |     1|
|614   |        LevelGateway_44                             |LevelGateway_138                            |     1|
|615   |        LevelGateway_45                             |LevelGateway_139                            |     1|
|616   |        LevelGateway_46                             |LevelGateway_140                            |     1|
|617   |        LevelGateway_47                             |LevelGateway_141                            |     1|
|618   |        LevelGateway_48                             |LevelGateway_142                            |     1|
|619   |        LevelGateway_49                             |LevelGateway_143                            |     1|
|620   |        LevelGateway_5                              |LevelGateway_144                            |     1|
|621   |        LevelGateway_50                             |LevelGateway_145                            |     1|
|622   |        LevelGateway_51                             |LevelGateway_146                            |     1|
|623   |        LevelGateway_6                              |LevelGateway_147                            |     1|
|624   |        LevelGateway_7                              |LevelGateway_148                            |     1|
|625   |        LevelGateway_8                              |LevelGateway_149                            |     1|
|626   |        LevelGateway_9                              |LevelGateway_150                            |     1|
|627   |        Queue                                       |Queue_8                                     |   742|
|628   |      pwm_0_1                                       |TLPWM                                       |   191|
|629   |        intsource                                   |IntSyncCrossingSource_11_94                 |     4|
|630   |          AsyncResetRegVec_w4_i0                    |AsyncResetRegVec_w4_i0_95                   |     4|
|631   |            reg_0                                   |AsyncResetReg_96                            |     1|
|632   |            reg_1                                   |AsyncResetReg_97                            |     1|
|633   |            reg_2                                   |AsyncResetReg_98                            |     1|
|634   |            reg_3                                   |AsyncResetReg_99                            |     1|
|635   |        pwm                                         |PWMTimer                                    |   187|
|636   |      pwm_1_1                                       |TLPWM_1                                     |   296|
|637   |        intsource                                   |IntSyncCrossingSource_11_87                 |     4|
|638   |          AsyncResetRegVec_w4_i0                    |AsyncResetRegVec_w4_i0_89                   |     4|
|639   |            reg_0                                   |AsyncResetReg_90                            |     1|
|640   |            reg_1                                   |AsyncResetReg_91                            |     1|
|641   |            reg_2                                   |AsyncResetReg_92                            |     1|
|642   |            reg_3                                   |AsyncResetReg_93                            |     1|
|643   |        pwm                                         |PWMTimer_1_88                               |   292|
|644   |      pwm_2_1                                       |TLPWM_2                                     |   296|
|645   |        intsource                                   |IntSyncCrossingSource_11                    |     4|
|646   |          AsyncResetRegVec_w4_i0                    |AsyncResetRegVec_w4_i0                      |     4|
|647   |            reg_0                                   |AsyncResetReg_83                            |     1|
|648   |            reg_1                                   |AsyncResetReg_84                            |     1|
|649   |            reg_2                                   |AsyncResetReg_85                            |     1|
|650   |            reg_3                                   |AsyncResetReg_86                            |     1|
|651   |        pwm                                         |PWMTimer_1                                  |   292|
|652   |      qspi_0_1                                      |TLSPIFlash                                  |   699|
|653   |        arb                                         |SPIArbiter                                  |    23|
|654   |        fifo                                        |SPIFIFO_75                                  |    56|
|655   |          rxq                                       |Queue_16_81                                 |    26|
|656   |          txq                                       |Queue_16_82                                 |    23|
|657   |        flash                                       |SPIFlashMap                                 |    92|
|658   |        intsource                                   |IntSyncCrossingSource_3_76                  |     1|
|659   |          AsyncResetRegVec_w1_i0                    |AsyncResetRegVec_w1_i0_79                   |     1|
|660   |            reg_0                                   |AsyncResetReg_80                            |     1|
|661   |        mac                                         |SPIMedia_77                                 |   346|
|662   |          phy                                       |SPIPhysical_78                              |   335|
|663   |      rtc                                           |SynchronizerShiftReg_w1_d3_12               |     3|
|664   |      sbus                                          |SystemBus                                   |  3124|
|665   |        control_bus                                 |PeripheryBus                                |  3117|
|666   |          atomics                                   |TLAtomicAutomata                            |   402|
|667   |          buffer                                    |TLBuffer                                    |   657|
|668   |            Queue                                   |Queue_73                                    |   585|
|669   |            Queue_1                                 |Queue_1_74                                  |    72|
|670   |          coupler_to_slave_named_MaskROM            |SimpleLazyModule_6                          |   931|
|671   |            fragmenter                              |TLFragmenter_3                              |   931|
|672   |              Repeater                              |Repeater_3                                  |   912|
|673   |          coupler_to_slave_named_aon                |SimpleLazyModule_7                          |   208|
|674   |            asource                                 |TLAsyncCrossingSource                       |   143|
|675   |              AsyncQueueSink                        |AsyncQueueSink                              |    78|
|676   |                AsyncValidSync                      |AsyncValidSync                              |     8|
|677   |                  source_valid                      |AsyncResetSynchronizerShiftReg_w1_d4_i0     |     8|
|678   |                    sync_0                          |AsyncResetRegVec_w1_i0_65                   |     2|
|679   |                      reg_0                         |AsyncResetReg_72                            |     2|
|680   |                    sync_1                          |AsyncResetRegVec_w1_i0_66                   |     3|
|681   |                      reg_0                         |AsyncResetReg_71                            |     3|
|682   |                    sync_2                          |AsyncResetRegVec_w1_i0_67                   |     2|
|683   |                      reg_0                         |AsyncResetReg_70                            |     2|
|684   |                    sync_3                          |AsyncResetRegVec_w1_i0_68                   |     1|
|685   |                      reg_0                         |AsyncResetReg_69                            |     1|
|686   |                AsyncValidSync_1                    |AsyncValidSync_1                            |     1|
|687   |                  sink_extend                       |AsyncResetSynchronizerShiftReg_w1_d1_i0     |     1|
|688   |                    sync_0                          |AsyncResetRegVec_w1_i0_63                   |     1|
|689   |                      reg_0                         |AsyncResetReg_64                            |     1|
|690   |                AsyncValidSync_2                    |AsyncValidSync_2                            |    11|
|691   |                  sink_valid                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_56  |    11|
|692   |                    sync_0                          |AsyncResetRegVec_w1_i0_57                   |     9|
|693   |                      reg_0                         |AsyncResetReg_62                            |     9|
|694   |                    sync_1                          |AsyncResetRegVec_w1_i0_58                   |     1|
|695   |                      reg_0                         |AsyncResetReg_61                            |     1|
|696   |                    sync_2                          |AsyncResetRegVec_w1_i0_59                   |     1|
|697   |                      reg_0                         |AsyncResetReg_60                            |     1|
|698   |                deq_bits_reg                        |SynchronizerShiftReg_w48_d1                 |    51|
|699   |                ridx_bin                            |AsyncResetRegVec_w1_i0_45                   |     2|
|700   |                  reg_0                             |AsyncResetReg_55                            |     2|
|701   |                valid_reg                           |AsyncResetRegVec_w1_i0_46                   |     2|
|702   |                  reg_0                             |AsyncResetReg_54                            |     2|
|703   |                widx_gray                           |AsyncResetSynchronizerShiftReg_w1_d3_i0_47  |     3|
|704   |                  sync_0                            |AsyncResetRegVec_w1_i0_48                   |     1|
|705   |                    reg_0                           |AsyncResetReg_53                            |     1|
|706   |                  sync_1                            |AsyncResetRegVec_w1_i0_49                   |     1|
|707   |                    reg_0                           |AsyncResetReg_52                            |     1|
|708   |                  sync_2                            |AsyncResetRegVec_w1_i0_50                   |     1|
|709   |                    reg_0                           |AsyncResetReg_51                            |     1|
|710   |              AsyncQueueSource                      |AsyncQueueSource                            |    65|
|711   |                ready_reg                           |AsyncResetRegVec_w1_i0_35                   |     3|
|712   |                  reg_0                             |AsyncResetReg_44                            |     3|
|713   |                ridx_gray                           |AsyncResetSynchronizerShiftReg_w1_d3_i0     |     3|
|714   |                  sync_0                            |AsyncResetRegVec_w1_i0_38                   |     1|
|715   |                    reg_0                           |AsyncResetReg_43                            |     1|
|716   |                  sync_1                            |AsyncResetRegVec_w1_i0_39                   |     1|
|717   |                    reg_0                           |AsyncResetReg_42                            |     1|
|718   |                  sync_2                            |AsyncResetRegVec_w1_i0_40                   |     1|
|719   |                    reg_0                           |AsyncResetReg_41                            |     1|
|720   |                widx_bin                            |AsyncResetRegVec_w1_i0_36                   |     2|
|721   |                  reg_0                             |AsyncResetReg_37                            |     2|
|722   |            fragmenter                              |TLFragmenter_4                              |    65|
|723   |              Repeater                              |Repeater_4                                  |    45|
|724   |          coupler_to_slave_named_clint              |SimpleLazyModule_3                          |   144|
|725   |            fragmenter                              |TLFragmenter_1                              |   144|
|726   |              Repeater                              |Repeater_1                                  |   129|
|727   |          coupler_to_slave_named_debug              |SimpleLazyModule_4                          |   422|
|728   |            fragmenter                              |TLFragmenter_2                              |   422|
|729   |              Repeater                              |Repeater_2                                  |   407|
|730   |          coupler_to_slave_named_plic               |SimpleLazyModule_2                          |    89|
|731   |            fragmenter                              |TLFragmenter                                |    89|
|732   |              Repeater                              |Repeater                                    |    71|
|733   |          out_xbar                                  |TLXbar_2                                    |   264|
|734   |      spi_0_1                                       |TLSPI                                       |   471|
|735   |        fifo                                        |SPIFIFO_29                                  |    61|
|736   |          rxq                                       |Queue_16_33                                 |    22|
|737   |          txq                                       |Queue_16_34                                 |    30|
|738   |        intsource                                   |IntSyncCrossingSource_3_30                  |     1|
|739   |          AsyncResetRegVec_w1_i0                    |AsyncResetRegVec_w1_i0_31                   |     1|
|740   |            reg_0                                   |AsyncResetReg_32                            |     1|
|741   |        mac                                         |SPIMedia_1                                  |   306|
|742   |          phy                                       |SPIPhysical_1                               |   287|
|743   |      spi_1_1                                       |TLSPI_1                                     |   456|
|744   |        fifo                                        |SPIFIFO                                     |    54|
|745   |          rxq                                       |Queue_16_27                                 |    22|
|746   |          txq                                       |Queue_16_28                                 |    28|
|747   |        intsource                                   |IntSyncCrossingSource_3_24                  |     1|
|748   |          AsyncResetRegVec_w1_i0                    |AsyncResetRegVec_w1_i0_25                   |     1|
|749   |            reg_0                                   |AsyncResetReg_26                            |     1|
|750   |        mac                                         |SPIMedia                                    |   308|
|751   |          phy                                       |SPIPhysical                                 |   298|
|752   |      tile                                          |RocketTile                                  |  8348|
|753   |        buffer                                      |TLBuffer_15                                 |   159|
|754   |          Queue                                     |Queue                                       |    84|
|755   |          Queue_1                                   |Queue_1                                     |    75|
|756   |        buffer_1                                    |TLBuffer_16                                 |    42|
|757   |          Queue                                     |Queue_11                                    |    26|
|758   |          Queue_1                                   |Queue_12                                    |    16|
|759   |        core                                        |Rocket                                      |  4276|
|760   |          addu                                      |ADDU                                        |    40|
|761   |          csr                                       |CSRFile                                     |  2336|
|762   |          div                                       |MulDiv                                      |   666|
|763   |          ibuf                                      |IBuf                                        |   112|
|764   |          mBram                                     |Blackbox_BlkDualBram                        |    64|
|765   |        dcache                                      |DCache                                      |  1194|
|766   |          data                                      |DCacheDataArray                             |    58|
|767   |          tlb                                       |TLB                                         |   106|
|768   |            pmp                                     |PMPChecker_23                               |   106|
|769   |        dcacheArb                                   |HellaCacheArbiter                           |     2|
|770   |        dtim_adapter                                |ScratchpadSlavePort                         |   185|
|771   |        fragmenter_1                                |TLFragmenter_17                             |   122|
|772   |          Repeater                                  |Repeater_17                                 |   101|
|773   |        frontend                                    |Frontend                                    |  2037|
|774   |          fq                                        |ShiftQueue                                  |  1344|
|775   |          icache                                    |ICache                                      |   270|
|776   |          tlb                                       |TLB_1                                       |    73|
|777   |            pmp                                     |PMPChecker                                  |    48|
|778   |        intsink                                     |IntSyncCrossingSink                         |     2|
|779   |          SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3_22               |     2|
|780   |        tlMasterXbar                                |TLXbar_8                                    |    20|
|781   |      uart_0_1                                      |TLUART                                      |   242|
|782   |        intsource                                   |IntSyncCrossingSource_3_15                  |     1|
|783   |          AsyncResetRegVec_w1_i0                    |AsyncResetRegVec_w1_i0_20                   |     1|
|784   |            reg_0                                   |AsyncResetReg_21                            |     1|
|785   |        rxm                                         |UARTRx_16                                   |    82|
|786   |        rxq                                         |Queue_16_17                                 |    24|
|787   |        txm                                         |UARTTx_18                                   |    85|
|788   |        txq                                         |Queue_16_19                                 |    21|
|789   |      uart_1_1                                      |TLUART_1                                    |   242|
|790   |        intsource                                   |IntSyncCrossingSource_3_13                  |     1|
|791   |          AsyncResetRegVec_w1_i0                    |AsyncResetRegVec_w1_i0                      |     1|
|792   |            reg_0                                   |AsyncResetReg                               |     1|
|793   |        rxm                                         |UARTRx                                      |    82|
|794   |        rxq                                         |Queue_16                                    |    24|
|795   |        txm                                         |UARTTx                                      |    85|
|796   |        txq                                         |Queue_16_14                                 |    21|
+------+----------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:45 ; elapsed = 00:06:20 . Memory (MB): peak = 2239.367 ; gain = 970.398 ; free physical = 232 ; free virtual = 3600
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 712 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:31 ; elapsed = 00:06:03 . Memory (MB): peak = 2243.277 ; gain = 649.340 ; free physical = 2053 ; free virtual = 5529
Synthesis Optimization Complete : Time (s): cpu = 00:05:45 ; elapsed = 00:06:24 . Memory (MB): peak = 2243.277 ; gain = 974.309 ; free physical = 2050 ; free virtual = 5529
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1664 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, IBUFG, from the path connected to top-level port: jd_2 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 240 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  LDP => LDPE: 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 19 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 155 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
533 Infos, 385 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:50 ; elapsed = 00:06:29 . Memory (MB): peak = 2247.371 ; gain = 989.941 ; free physical = 2058 ; free virtual = 5561
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/synth_1/E300ArtyDevKitFPGAChip.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.383 ; gain = 24.012 ; free physical = 1964 ; free virtual = 5528
INFO: [runtcl-4] Executing : report_utilization -file E300ArtyDevKitFPGAChip_utilization_synth.rpt -pb E300ArtyDevKitFPGAChip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2271.383 ; gain = 0.000 ; free physical = 1959 ; free virtual = 5527
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 17:22:20 2020...
