;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @117, @120
	DJN -1, @-22
	SUB #72, @200
	SUB #12, @201
	ADD -1, <-22
	ADD -1, <-22
	ADD 15, 1
	ADD 15, 1
	ADD 15, 1
	MOV #13, @401
	JMZ @13, #401
	JMZ @13, #401
	SPL 2, #220
	SUB @13, 3
	SUB @13, 3
	CMP #12, @201
	ADD -1, <-22
	SUB 11, @-12
	SLT 5, @42
	CMP 13, @16
	SUB 0, 2
	SUB @117, @120
	MOV 13, @16
	SUB @127, 100
	SUB @127, 106
	SUB 12, @10
	SUB #12, @200
	SUB #11, @-401
	MOV #13, @401
	MOV -7, <-20
	MOV #13, @401
	DAT #15, #1
	DAT #15, #1
	SUB 3, @20
	SUB 15, 1
	ADD 15, 1
	SPL <2, #-220
	SPL <2, #-220
	ADD 270, 60
	ADD 270, 60
	DJN -1, @-20
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
