[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7577       tick       3525809       1553178       1501333       3525809 
      2   7577       tick       5301363       2435439       2412282       5301363 
      3   7577       tick       5294829       2433169       2414620       5294829 
      4   7577       tick       5281578       2427270       2407195       5281578 
      5   7577       tick       5302819       2436054       2413859       5302819 
      6   7577       tick       5302727       2434588       2417330       5302727 
      7   7577       tick       5298775       2433253       2417313       5298775 
      8   7577       tick       5310177       2437767       2414597       5310177 
      9   7577       tick       5303588       2435845       2416630       5303588 
     10   7577       tick       5304622       2434171       2414245       5304622 
     11   7577       tick       5304416       2434184       2417760       5304416 
     12   7577       tick       5307449       2437648       2418540       5307449 
     13   7577       tick       5294909       2431802       2415328       5294909 
     14   7577       tick       5294154       2432040       2411633       5294154 
     15   7577       tick       5302737       2434356       2390771       5302737 
     16   7577       tick       5302173       2436456       2403160       5302173 
     17   7577       tick       5293146       2429443       2383763       5293146 
     18   7577       tick       5300640       2433875       2411643       5300640 
     19   7577       exit       4697910       2157860       2143088       4697910 
