{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641574186696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641574186697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 18:49:46 2022 " "Processing started: Fri Jan 07 18:49:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641574186697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574186697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574186697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641574187332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641574187332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641574198003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641574198066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter.sv(40) " "Verilog HDL assignment warning at counter.sv(40): truncated value with size 32 to match size of target (7)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641574198079 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] counter.sv(22) " "Inferred latch for \"q\[0\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198083 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] counter.sv(22) " "Inferred latch for \"q\[1\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198083 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[0\] counter.sv(22) " "Inferred latch for \"fnum\[0\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198083 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[1\] counter.sv(22) " "Inferred latch for \"fnum\[1\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198083 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[2\] counter.sv(22) " "Inferred latch for \"fnum\[2\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198083 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[3\] counter.sv(22) " "Inferred latch for \"fnum\[3\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198083 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[4\] counter.sv(22) " "Inferred latch for \"fnum\[4\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198084 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[5\] counter.sv(22) " "Inferred latch for \"fnum\[5\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198084 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[6\] counter.sv(22) " "Inferred latch for \"fnum\[6\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574198084 "|counter"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[0\]\$latch " "Latch q\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641574198780 ""}  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641574198780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[1\]\$latch " "Latch q\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641574198780 ""}  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641574198780 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641574198782 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641574198782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641574198914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641574199868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641574199868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641574200055 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641574200055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641574200055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641574200055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641574200079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 18:50:00 2022 " "Processing ended: Fri Jan 07 18:50:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641574200079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641574200079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641574200079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641574200079 ""}
