{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751839740458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751839740459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  6 17:09:00 2025 " "Processing started: Sun Jul  6 17:09:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751839740459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839740459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JASPI -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off JASPI -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839740459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751839740664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751839740664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beg_com.v 1 1 " "Found 1 design units, including 1 entities, in source file beg_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 beg_com " "Found entity 1: beg_com" {  } { { "beg_com.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/beg_com.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839749751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839749751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839749752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839749752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master.v(36) " "Verilog HDL information at master.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751839749753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839749753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839749753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751839749816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beg_com beg_com:beg_com " "Elaborating entity \"beg_com\" for hierarchy \"beg_com:beg_com\"" {  } { { "top.v" "beg_com" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751839749819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 beg_com.v(16) " "Verilog HDL assignment warning at beg_com.v(16): truncated value with size 32 to match size of target (27)" {  } { { "beg_com.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/beg_com.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749821 "|top|beg_com:beg_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master " "Elaborating entity \"master\" for hierarchy \"master:master\"" {  } { { "top.v" "master" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751839749830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(53) " "Verilog HDL assignment warning at master.v(53): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749831 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(57) " "Verilog HDL assignment warning at master.v(57): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749831 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(64) " "Verilog HDL assignment warning at master.v(64): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749832 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(71) " "Verilog HDL assignment warning at master.v(71): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749832 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(75) " "Verilog HDL assignment warning at master.v(75): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749832 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(79) " "Verilog HDL assignment warning at master.v(79): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749833 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(86) " "Verilog HDL assignment warning at master.v(86): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749833 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(93) " "Verilog HDL assignment warning at master.v(93): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749834 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(98) " "Verilog HDL assignment warning at master.v(98): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749834 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(102) " "Verilog HDL assignment warning at master.v(102): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749834 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(105) " "Verilog HDL assignment warning at master.v(105): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749834 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(108) " "Verilog HDL assignment warning at master.v(108): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749834 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(111) " "Verilog HDL assignment warning at master.v(111): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749835 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(114) " "Verilog HDL assignment warning at master.v(114): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749835 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(117) " "Verilog HDL assignment warning at master.v(117): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749835 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(121) " "Verilog HDL assignment warning at master.v(121): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749835 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(126) " "Verilog HDL assignment warning at master.v(126): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749835 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(133) " "Verilog HDL assignment warning at master.v(133): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749836 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(138) " "Verilog HDL assignment warning at master.v(138): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749836 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(143) " "Verilog HDL assignment warning at master.v(143): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749837 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(147) " "Verilog HDL assignment warning at master.v(147): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749837 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(150) " "Verilog HDL assignment warning at master.v(150): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749837 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(153) " "Verilog HDL assignment warning at master.v(153): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749837 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(156) " "Verilog HDL assignment warning at master.v(156): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749837 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(159) " "Verilog HDL assignment warning at master.v(159): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749838 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(162) " "Verilog HDL assignment warning at master.v(162): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749838 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(166) " "Verilog HDL assignment warning at master.v(166): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749838 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(171) " "Verilog HDL assignment warning at master.v(171): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749838 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(178) " "Verilog HDL assignment warning at master.v(178): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749839 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(187) " "Verilog HDL assignment warning at master.v(187): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749840 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(195) " "Verilog HDL assignment warning at master.v(195): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749841 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(203) " "Verilog HDL assignment warning at master.v(203): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749841 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(209) " "Verilog HDL assignment warning at master.v(209): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749842 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(214) " "Verilog HDL assignment warning at master.v(214): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749842 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(219) " "Verilog HDL assignment warning at master.v(219): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749842 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(226) " "Verilog HDL assignment warning at master.v(226): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749842 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(232) " "Verilog HDL assignment warning at master.v(232): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749843 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(237) " "Verilog HDL assignment warning at master.v(237): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749843 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(241) " "Verilog HDL assignment warning at master.v(241): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749843 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(245) " "Verilog HDL assignment warning at master.v(245): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749844 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master.v(252) " "Verilog HDL assignment warning at master.v(252): truncated value with size 32 to match size of target (4)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749844 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(254) " "Verilog HDL assignment warning at master.v(254): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749844 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(259) " "Verilog HDL assignment warning at master.v(259): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749844 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(264) " "Verilog HDL assignment warning at master.v(264): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749845 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(268) " "Verilog HDL assignment warning at master.v(268): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749845 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(272) " "Verilog HDL assignment warning at master.v(272): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749845 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master.v(279) " "Verilog HDL assignment warning at master.v(279): truncated value with size 32 to match size of target (4)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749845 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(281) " "Verilog HDL assignment warning at master.v(281): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749845 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(285) " "Verilog HDL assignment warning at master.v(285): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749846 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master.v(289) " "Verilog HDL assignment warning at master.v(289): truncated value with size 32 to match size of target (4)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749846 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(290) " "Verilog HDL assignment warning at master.v(290): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751839749846 "|top|master:master"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "master:master\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"master:master\|Mod1\"" {  } { { "master.v" "Mod1" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751839750393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "master:master\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"master:master\|Mod0\"" {  } { { "master.v" "Mod0" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751839750393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751839750393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master:master\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"master:master\|lpm_divide:Mod1\"" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751839750449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master:master\|lpm_divide:Mod1 " "Instantiated megafunction \"master:master\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750449 ""}  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751839750449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_8bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master:master\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"master:master\|lpm_divide:Mod0\"" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751839750602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master:master\|lpm_divide:Mod0 " "Instantiated megafunction \"master:master\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751839750602 ""}  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751839750602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_7bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751839750667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839750667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751839751422 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751839752514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/output_files/top.map.smsg " "Generated suppressed messages file /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839752540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751839752656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751839752656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "559 " "Implemented 559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751839752724 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751839752724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "556 " "Implemented 556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751839752724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751839752724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751839752734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  6 17:09:12 2025 " "Processing ended: Sun Jul  6 17:09:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751839752734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751839752734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751839752734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751839752734 ""}
