0.6
2019.2
Nov  6 2019
21:57:16
D:/project/project_cpu/project_cpu.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v,1634615082,verilog,,,,STATE_LOGIC_v8_3;beh_vlog_ff_ce_clr_v8_3;beh_vlog_ff_clr_v8_3;beh_vlog_ff_pre_v8_3;beh_vlog_muxf7_v8_3;blk_mem_axi_read_wrapper_beh_v8_3;blk_mem_axi_regs_fwd_v8_3;blk_mem_axi_write_wrapper_beh_v8_3;blk_mem_gen_v8_3_3;blk_mem_gen_v8_3_3_mem_module;blk_mem_gen_v8_3_3_output_stage;blk_mem_gen_v8_3_3_softecc_output_reg_stage;read_netlist_v8_3;write_netlist_v8_3,,,,,,,,
