/*
 * Copyright (C) 2020 ZixLink, LLC.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "ZixLink Shield V2.1";
	compatible = "fsl,zl-shield2-1", "fsl,imx6ull";

	memory {
		reg = <0x80000000 0x20000000>;
	};

	gpio-leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		status {
			label = "red-status";
			linux,default-trigger = "heartbeat";
			gpios = <&gpio3 16 GPIO_ACTIVE_LOW>;
		};

		user {
			label = "green-user";
			gpios = <&gpio3 15 GPIO_ACTIVE_LOW>;
		};
	};

	/*reg_usbotg1_vbus: regulator-usbotg1-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usbotg1_vbus>;
		regulator-name = "usbotg1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};*/
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;

	bus-width = <4>;
	max-frequency = <50000000>;
	no-1-8-v;
	non-removable;
	disable-wp;
	keep-power-in-suspend;

	status = "okay";
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>, <&gpio3 10 GPIO_ACTIVE_LOW>;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;

	wfx0: wfx@0 {
		compatible = "silabs,wfx-spi";
		reg = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wfx0>;

		spi-max-frequency = <5000000>; /* 42000000 MAX */

		reset-gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
		interrupts-extended = <&gpio3 4 IRQ_TYPE_EDGE_RISING>;
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy2>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@0 {
			reg = <0>;
			micrel,led-mode = <0>;
		};

		ethphy2: ethernet-phy@3 {
			reg = <3>;
			micrel,led-mode = <0>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	status = "okay";
};

/*
USB PORT      gpio2        GPIO1_IO02
LTE_nPWRON    gpio67  C9   GPIO3_IO03
LTE_ON_10SEC  gpio76  D11  GPIO3_IO12
*/

&snvs_poweroff {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usbphy2 {
	fsl,tx-d-cal = <106>;
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	num-channels = <2>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK		0xF0B0
			MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI		0xF0B0
			MX6UL_PAD_CSI_DATA07__ECSPI1_MISO		0xF0B0
			MX6UL_PAD_CSI_DATA05__GPIO4_IO26		0xF0B0 /* WFX CS */
		>;
	};

	pinctrl_wfx0: wfx0grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA00__GPIO4_IO21		0x30B0 /* WFX RESET */
			MX6UL_PAD_LCD_RESET__GPIO3_IO04			0xF0B0 /* WFX IRQ */
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD        0x1f0f9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK        0x100f9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0    0x1f0f9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1    0x1f0f9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2    0x1f0f9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3    0x1f0f9
		>;
	};

	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
		>;
	};

	pinctrl_enet2: enet2grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO07__ENET2_MDC          0x1b0b0
			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO         0x1b0b0
			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN       0x1b0b0
			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER       0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00  0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01  0x1b0b0
			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN       0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00  0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01  0x1b0b0
			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2   0x4001b031
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_adc1: adc1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x000b0 /* Pull/Keeper Disabled */
			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x000b0 /* Pull/Keeper Disabled */
		>;
	};

	pinctrl_leds: ledsgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA11__GPIO3_IO16	0x0b0b0
			MX6UL_PAD_LCD_DATA10__GPIO3_IO15	0x0b0b0
		>;
	};

	pinctrl_usbotg1_vbus: usbotg1vbusgrp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO02__GPIO1_IO02      0x30B0
		>;
	};
};
