Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 16:52:30 2019
| Host         : SET165-13C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file real_time_clock_core_control_sets_placed.rpt
| Design       : real_time_clock_core
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            2 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              39 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |              14 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------------------+------------------+------------------+----------------+
|  U1/inst/clk_out1 | U2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | SCLR0            |                3 |              7 |
|  U1/inst/clk_out1 | cnt_done                                            | SCLR00_out       |                3 |              7 |
|  U1/inst/clk_out1 | R1/an_n_0                                           | reset_IBUF       |                2 |              8 |
|  U1/inst/clk_out1 |                                                     | reset_IBUF       |                9 |             39 |
+-------------------+-----------------------------------------------------+------------------+------------------+----------------+


