ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"UART_1_IntClock.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.UART_1_IntClock_Start,"ax",%progbits
  19              		.align	2
  20              		.global	UART_1_IntClock_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	UART_1_IntClock_Start, %function
  24              	UART_1_IntClock_Start:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\UART_1_IntClock.c"
   1:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1_IntClock.c **** * File Name: UART_1_IntClock.c
   3:Generated_Source\PSoC5/UART_1_IntClock.c **** * Version 2.20
   4:Generated_Source\PSoC5/UART_1_IntClock.c **** *
   5:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Description:
   6:Generated_Source\PSoC5/UART_1_IntClock.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/UART_1_IntClock.c **** *
   8:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Note:
   9:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  10:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_1_IntClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_1_IntClock.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/UART_1_IntClock.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/UART_1_IntClock.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  17:Generated_Source\PSoC5/UART_1_IntClock.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/UART_1_IntClock.c **** #include "UART_1_IntClock.h"
  19:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  20:Generated_Source\PSoC5/UART_1_IntClock.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/UART_1_IntClock.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  27:Generated_Source\PSoC5/UART_1_IntClock.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  29:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  30:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
  31:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_Start
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 2


  32:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  33:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  34:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
  35:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/UART_1_IntClock.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  38:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
  39:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  40:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  41:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
  42:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  43:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  44:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_Start(void) 
  46:Generated_Source\PSoC5/UART_1_IntClock.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:Generated_Source\PSoC5/UART_1_IntClock.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_CLKEN |= UART_1_IntClock_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 054A     		ldr	r2, .L2
  34 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  35 0004 43F00103 		orr	r3, r3, #1
  36 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/UART_1_IntClock.c **** 	UART_1_IntClock_CLKSTBY |= UART_1_IntClock_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 1032     		adds	r2, r2, #16
  39 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  40 000e 43F00103 		orr	r3, r3, #1
  41 0012 1370     		strb	r3, [r2]
  42 0014 7047     		bx	lr
  43              	.L3:
  44 0016 00BF     		.align	2
  45              	.L2:
  46 0018 A2430040 		.word	1073759138
  47              		.cfi_endproc
  48              	.LFE0:
  49              		.size	UART_1_IntClock_Start, .-UART_1_IntClock_Start
  50              		.section	.text.UART_1_IntClock_Stop,"ax",%progbits
  51              		.align	2
  52              		.global	UART_1_IntClock_Stop
  53              		.thumb
  54              		.thumb_func
  55              		.type	UART_1_IntClock_Stop, %function
  56              	UART_1_IntClock_Stop:
  57              	.LFB1:
  50:Generated_Source\PSoC5/UART_1_IntClock.c **** }
  51:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  52:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  53:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_Stop
  55:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  56:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  57:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 3


  58:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/UART_1_IntClock.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/UART_1_IntClock.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/UART_1_IntClock.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  64:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
  65:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  66:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  67:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
  68:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  69:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  70:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_Stop(void) 
  72:Generated_Source\PSoC5/UART_1_IntClock.c **** {
  58              		.loc 1 72 0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  73:Generated_Source\PSoC5/UART_1_IntClock.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_CLKEN &= (uint8)(~UART_1_IntClock_CLKEN_MASK);
  63              		.loc 1 74 0
  64 0000 054A     		ldr	r2, .L5
  65 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  66 0004 03F0FE03 		and	r3, r3, #254
  67 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/UART_1_IntClock.c **** 	UART_1_IntClock_CLKSTBY &= (uint8)(~UART_1_IntClock_CLKSTBY_MASK);
  68              		.loc 1 75 0
  69 000a 1032     		adds	r2, r2, #16
  70 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  71 000e 03F0FE03 		and	r3, r3, #254
  72 0012 1370     		strb	r3, [r2]
  73 0014 7047     		bx	lr
  74              	.L6:
  75 0016 00BF     		.align	2
  76              	.L5:
  77 0018 A2430040 		.word	1073759138
  78              		.cfi_endproc
  79              	.LFE1:
  80              		.size	UART_1_IntClock_Stop, .-UART_1_IntClock_Stop
  81              		.section	.text.UART_1_IntClock_StopBlock,"ax",%progbits
  82              		.align	2
  83              		.global	UART_1_IntClock_StopBlock
  84              		.thumb
  85              		.thumb_func
  86              		.type	UART_1_IntClock_StopBlock, %function
  87              	UART_1_IntClock_StopBlock:
  88              	.LFB2:
  76:Generated_Source\PSoC5/UART_1_IntClock.c **** }
  77:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  78:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  79:Generated_Source\PSoC5/UART_1_IntClock.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  81:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  82:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_StopBlock
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 4


  84:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  85:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  86:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
  87:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/UART_1_IntClock.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/UART_1_IntClock.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/UART_1_IntClock.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  93:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
  94:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  95:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  96:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
  97:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  98:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  99:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_StopBlock(void) 
 101:Generated_Source\PSoC5/UART_1_IntClock.c **** {
  89              		.loc 1 101 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 102:Generated_Source\PSoC5/UART_1_IntClock.c ****     if ((UART_1_IntClock_CLKEN & UART_1_IntClock_CLKEN_MASK) != 0u)
  94              		.loc 1 102 0
  95 0000 164B     		ldr	r3, .L10
  96 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  97 0004 13F0010F 		tst	r3, #1
  98 0008 27D0     		beq	.L7
  99              	.LBB2:
 103:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 104:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/UART_1_IntClock.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 107:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_LD = 0u;
 100              		.loc 1 107 0
 101 000a 1549     		ldr	r1, .L10+4
 102 000c 0023     		movs	r3, #0
 103 000e 0B70     		strb	r3, [r1]
 108:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 109:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/UART_1_IntClock.c **** #if defined(UART_1_IntClock__CFG3)
 111:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_AMASK = UART_1_IntClock_CLKEN_MASK;
 112:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/UART_1_IntClock.c **** #else
 114:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_DMASK = UART_1_IntClock_CLKEN_MASK;
 104              		.loc 1 114 0
 105 0010 0120     		movs	r0, #1
 106 0012 144A     		ldr	r2, .L10+8
 107 0014 1070     		strb	r0, [r2]
 115:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 108              		.loc 1 115 0
 109 0016 0432     		adds	r2, r2, #4
 110 0018 1370     		strb	r3, [r2]
 116:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* UART_1_IntClock__CFG3 */
 117:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 118:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear mask of bus clock. */
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 5


 119:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 111              		.loc 1 119 0
 112 001a 0C3A     		subs	r2, r2, #12
 113 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 114 001e 03F07F03 		and	r3, r3, #127
 115 0022 1370     		strb	r3, [r2]
 120:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 121:Generated_Source\PSoC5/UART_1_IntClock.c ****         oldDivider = CY_GET_REG16(UART_1_IntClock_DIV_PTR);
 116              		.loc 1 121 0
 117 0024 104B     		ldr	r3, .L10+12
 118 0026 1A88     		ldrh	r2, [r3]
 119 0028 92B2     		uxth	r2, r2
 120              	.LVL0:
 122:Generated_Source\PSoC5/UART_1_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 121              		.loc 1 122 0
 122 002a 7E3B     		subs	r3, r3, #126
 123 002c 1A80     		strh	r2, [r3]	@ movhi
 123:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 124              		.loc 1 123 0
 125 002e 0723     		movs	r3, #7
 126 0030 0B70     		strb	r3, [r1]
 127              	.L9:
 124:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 125:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/UART_1_IntClock.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 128              		.loc 1 126 0 discriminator 1
 129 0032 0B4B     		ldr	r3, .L10+4
 130 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 131 0036 13F0010F 		tst	r3, #1
 132 003a FAD1     		bne	.L9
 127:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 129:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKEN &= (uint8)(~UART_1_IntClock_CLKEN_MASK);
 133              		.loc 1 130 0
 134 003c 0749     		ldr	r1, .L10
 135 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 136 0040 03F0FE03 		and	r3, r3, #254
 137 0044 0B70     		strb	r3, [r1]
 131:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKSTBY &= (uint8)(~UART_1_IntClock_CLKSTBY_MASK);
 138              		.loc 1 131 0
 139 0046 1031     		adds	r1, r1, #16
 140 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 141 004a 03F0FE03 		and	r3, r3, #254
 142 004e 0B70     		strb	r3, [r1]
 132:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 133:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_LD = 0x00u;
 143              		.loc 1 135 0
 144 0050 0021     		movs	r1, #0
 145 0052 034B     		ldr	r3, .L10+4
 146 0054 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/UART_1_IntClock.c ****         CY_SET_REG16(UART_1_IntClock_DIV_PTR, oldDivider);
 147              		.loc 1 136 0
 148 0056 7F33     		adds	r3, r3, #127
 149 0058 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 6


 150              	.LVL1:
 151              	.L7:
 152 005a 7047     		bx	lr
 153              	.L11:
 154              		.align	2
 155              	.L10:
 156 005c A2430040 		.word	1073759138
 157 0060 01400040 		.word	1073758209
 158 0064 10400040 		.word	1073758224
 159 0068 80400040 		.word	1073758336
 160              	.LBE2:
 161              		.cfi_endproc
 162              	.LFE2:
 163              		.size	UART_1_IntClock_StopBlock, .-UART_1_IntClock_StopBlock
 164              		.section	.text.UART_1_IntClock_StandbyPower,"ax",%progbits
 165              		.align	2
 166              		.global	UART_1_IntClock_StandbyPower
 167              		.thumb
 168              		.thumb_func
 169              		.type	UART_1_IntClock_StandbyPower, %function
 170              	UART_1_IntClock_StandbyPower:
 171              	.LFB3:
 137:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 139:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 140:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 142:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 143:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_StandbyPower
 145:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 146:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 147:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 148:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 150:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 151:Generated_Source\PSoC5/UART_1_IntClock.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 153:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 154:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 155:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 156:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 172              		.loc 1 158 0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 177              	.LVL2:
 159:Generated_Source\PSoC5/UART_1_IntClock.c ****     if(state == 0u)
 178              		.loc 1 159 0
 179 0000 28B9     		cbnz	r0, .L13
 160:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 161:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKSTBY &= (uint8)(~UART_1_IntClock_CLKSTBY_MASK);
 180              		.loc 1 161 0
 181 0002 064A     		ldr	r2, .L15
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 7


 182 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 183 0006 03F0FE03 		and	r3, r3, #254
 184 000a 1370     		strb	r3, [r2]
 185 000c 7047     		bx	lr
 186              	.L13:
 162:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 163:Generated_Source\PSoC5/UART_1_IntClock.c ****     else
 164:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 165:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKSTBY |= UART_1_IntClock_CLKSTBY_MASK;
 187              		.loc 1 165 0
 188 000e 034A     		ldr	r2, .L15
 189 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 190 0012 43F00103 		orr	r3, r3, #1
 191 0016 1370     		strb	r3, [r2]
 192 0018 7047     		bx	lr
 193              	.L16:
 194 001a 00BF     		.align	2
 195              	.L15:
 196 001c B2430040 		.word	1073759154
 197              		.cfi_endproc
 198              	.LFE3:
 199              		.size	UART_1_IntClock_StandbyPower, .-UART_1_IntClock_StandbyPower
 200              		.section	.text.UART_1_IntClock_GetDividerRegister,"ax",%progbits
 201              		.align	2
 202              		.global	UART_1_IntClock_GetDividerRegister
 203              		.thumb
 204              		.thumb_func
 205              		.type	UART_1_IntClock_GetDividerRegister, %function
 206              	UART_1_IntClock_GetDividerRegister:
 207              	.LFB5:
 166:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 167:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 168:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 169:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 170:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_SetDividerRegister
 172:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 173:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 174:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 175:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/UART_1_IntClock.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/UART_1_IntClock.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 180:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 181:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/UART_1_IntClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/UART_1_IntClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/UART_1_IntClock.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/UART_1_IntClock.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/UART_1_IntClock.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/UART_1_IntClock.c **** *   cycle.
 188:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 189:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 190:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 191:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 192:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 8


 193:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/UART_1_IntClock.c ****                                 
 195:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 196:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 198:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 currSrc = UART_1_IntClock_GetSourceRegister();
 199:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 oldDivider = UART_1_IntClock_GetDividerRegister();
 200:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 201:Generated_Source\PSoC5/UART_1_IntClock.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 203:Generated_Source\PSoC5/UART_1_IntClock.c ****         enabled = UART_1_IntClock_CLKEN & UART_1_IntClock_CLKEN_MASK;
 204:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 207:Generated_Source\PSoC5/UART_1_IntClock.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/UART_1_IntClock.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 210:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/UART_1_IntClock.c ****                 UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 216:Generated_Source\PSoC5/UART_1_IntClock.c ****             else
 217:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 218:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/UART_1_IntClock.c ****                 UART_1_IntClock_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 223:Generated_Source\PSoC5/UART_1_IntClock.c ****         }
 224:Generated_Source\PSoC5/UART_1_IntClock.c ****         else
 225:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 226:Generated_Source\PSoC5/UART_1_IntClock.c **** 			
 227:Generated_Source\PSoC5/UART_1_IntClock.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 229:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 231:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/UART_1_IntClock.c **** #if defined(UART_1_IntClock__CFG3)
 233:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_AMASK = UART_1_IntClock_CLKEN_MASK;
 234:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/UART_1_IntClock.c **** #else
 236:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_DMASK = UART_1_IntClock_CLKEN_MASK;
 237:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* UART_1_IntClock__CFG3 */
 239:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 242:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/UART_1_IntClock.c ****                 if (((UART_1_IntClock_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/UART_1_IntClock.c ****                 {
 245:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 249:Generated_Source\PSoC5/UART_1_IntClock.c ****                     /* Wait for clock to be disabled */
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 9


 250:Generated_Source\PSoC5/UART_1_IntClock.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 253:Generated_Source\PSoC5/UART_1_IntClock.c ****                     UART_1_IntClock_CLKEN &= (uint8)(~UART_1_IntClock_CLKEN_MASK);
 254:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 255:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/UART_1_IntClock.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/UART_1_IntClock.c ****                 }
 260:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 261:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 262:Generated_Source\PSoC5/UART_1_IntClock.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/UART_1_IntClock.c ****             if ((UART_1_IntClock_CLKEN & UART_1_IntClock_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 265:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 268:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/UART_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 271:Generated_Source\PSoC5/UART_1_IntClock.c ****             else
 272:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 273:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/UART_1_IntClock.c **** 				UART_1_IntClock_CLKEN |= enabled;
 276:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 277:Generated_Source\PSoC5/UART_1_IntClock.c ****         }
 278:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 279:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 280:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 281:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 282:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_GetDividerRegister
 284:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 285:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 286:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 287:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 289:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 290:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 291:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 292:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 293:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/UART_1_IntClock.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 296:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/UART_1_IntClock.c **** uint16 UART_1_IntClock_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 208              		.loc 1 298 0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 299:Generated_Source\PSoC5/UART_1_IntClock.c ****     return CY_GET_REG16(UART_1_IntClock_DIV_PTR);
 213              		.loc 1 299 0
 214 0000 014B     		ldr	r3, .L18
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 10


 215 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 216              		.loc 1 300 0
 217 0004 80B2     		uxth	r0, r0
 218 0006 7047     		bx	lr
 219              	.L19:
 220              		.align	2
 221              	.L18:
 222 0008 80400040 		.word	1073758336
 223              		.cfi_endproc
 224              	.LFE5:
 225              		.size	UART_1_IntClock_GetDividerRegister, .-UART_1_IntClock_GetDividerRegister
 226              		.section	.text.UART_1_IntClock_SetModeRegister,"ax",%progbits
 227              		.align	2
 228              		.global	UART_1_IntClock_SetModeRegister
 229              		.thumb
 230              		.thumb_func
 231              		.type	UART_1_IntClock_SetModeRegister, %function
 232              	UART_1_IntClock_SetModeRegister:
 233              	.LFB6:
 301:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 302:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 303:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_SetModeRegister
 305:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 306:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 307:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 308:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/UART_1_IntClock.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/UART_1_IntClock.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 313:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 314:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/UART_1_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 value.
 319:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 source clock.
 323:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/UART_1_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/UART_1_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 328:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 329:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 330:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 331:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 234              		.loc 1 333 0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 11


 238              		@ link register save eliminated.
 239              	.LVL3:
 334:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_MOD_SRC |= modeBitMask & (uint8)UART_1_IntClock_MODE_MASK;
 240              		.loc 1 334 0
 241 0000 034B     		ldr	r3, .L21
 242 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 243 0004 00F0F800 		and	r0, r0, #248
 244              	.LVL4:
 245 0008 1043     		orrs	r0, r0, r2
 246 000a 1870     		strb	r0, [r3]
 247 000c 7047     		bx	lr
 248              	.L22:
 249 000e 00BF     		.align	2
 250              	.L21:
 251 0010 82400040 		.word	1073758338
 252              		.cfi_endproc
 253              	.LFE6:
 254              		.size	UART_1_IntClock_SetModeRegister, .-UART_1_IntClock_SetModeRegister
 255              		.section	.text.UART_1_IntClock_ClearModeRegister,"ax",%progbits
 256              		.align	2
 257              		.global	UART_1_IntClock_ClearModeRegister
 258              		.thumb
 259              		.thumb_func
 260              		.type	UART_1_IntClock_ClearModeRegister, %function
 261              	UART_1_IntClock_ClearModeRegister:
 262              	.LFB7:
 335:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 336:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 337:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 338:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_ClearModeRegister
 340:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 341:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 342:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 343:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/UART_1_IntClock.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/UART_1_IntClock.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 348:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 349:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/UART_1_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 value.
 354:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 source clock.
 358:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/UART_1_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/UART_1_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 363:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 364:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 365:Generated_Source\PSoC5/UART_1_IntClock.c **** *
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 12


 366:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 263              		.loc 1 368 0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 268              	.LVL5:
 369:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(UART_1_IntClock_MODE_MASK))
 269              		.loc 1 369 0
 270 0000 044B     		ldr	r3, .L24
 271 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 272 0004 C043     		mvns	r0, r0
 273              	.LVL6:
 274 0006 C0B2     		uxtb	r0, r0
 275 0008 40F00700 		orr	r0, r0, #7
 276 000c 1040     		ands	r0, r0, r2
 277 000e 1870     		strb	r0, [r3]
 278 0010 7047     		bx	lr
 279              	.L25:
 280 0012 00BF     		.align	2
 281              	.L24:
 282 0014 82400040 		.word	1073758338
 283              		.cfi_endproc
 284              	.LFE7:
 285              		.size	UART_1_IntClock_ClearModeRegister, .-UART_1_IntClock_ClearModeRegister
 286              		.section	.text.UART_1_IntClock_GetModeRegister,"ax",%progbits
 287              		.align	2
 288              		.global	UART_1_IntClock_GetModeRegister
 289              		.thumb
 290              		.thumb_func
 291              		.type	UART_1_IntClock_GetModeRegister, %function
 292              	UART_1_IntClock_GetModeRegister:
 293              	.LFB8:
 370:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 371:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 372:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 373:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_GetModeRegister
 375:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 376:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 377:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 378:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 380:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 381:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 382:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 383:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 384:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/UART_1_IntClock.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 387:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/UART_1_IntClock.c **** uint8 UART_1_IntClock_GetModeRegister(void) 
 389:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 294              		.loc 1 389 0
 295              		.cfi_startproc
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 13


 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 390:Generated_Source\PSoC5/UART_1_IntClock.c ****     return UART_1_IntClock_MOD_SRC & (uint8)(UART_1_IntClock_MODE_MASK);
 299              		.loc 1 390 0
 300 0000 024B     		ldr	r3, .L27
 301 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 302              		.loc 1 391 0
 303 0004 00F0F800 		and	r0, r0, #248
 304 0008 7047     		bx	lr
 305              	.L28:
 306 000a 00BF     		.align	2
 307              	.L27:
 308 000c 82400040 		.word	1073758338
 309              		.cfi_endproc
 310              	.LFE8:
 311              		.size	UART_1_IntClock_GetModeRegister, .-UART_1_IntClock_GetModeRegister
 312              		.section	.text.UART_1_IntClock_GetSourceRegister,"ax",%progbits
 313              		.align	2
 314              		.global	UART_1_IntClock_GetSourceRegister
 315              		.thumb
 316              		.thumb_func
 317              		.type	UART_1_IntClock_GetSourceRegister, %function
 318              	UART_1_IntClock_GetSourceRegister:
 319              	.LFB10:
 392:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 393:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 394:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_SetSourceRegister
 396:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 397:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 398:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 399:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/UART_1_IntClock.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 402:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 403:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/UART_1_IntClock.c **** *   following input sources:
 405:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/UART_1_IntClock.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 415:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 416:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 417:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 418:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 421:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 currDiv = UART_1_IntClock_GetDividerRegister();
 422:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 oldSrc = UART_1_IntClock_GetSourceRegister();
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 14


 423:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 424:Generated_Source\PSoC5/UART_1_IntClock.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/UART_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 427:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 431:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 433:Generated_Source\PSoC5/UART_1_IntClock.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/UART_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 436:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 439:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 442:Generated_Source\PSoC5/UART_1_IntClock.c ****     else
 443:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 444:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 445:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 447:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 448:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 449:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 450:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_GetSourceRegister
 452:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 453:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 454:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 455:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 457:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 458:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 459:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 460:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 461:Generated_Source\PSoC5/UART_1_IntClock.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 463:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/UART_1_IntClock.c **** uint8 UART_1_IntClock_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 320              		.loc 1 465 0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 466:Generated_Source\PSoC5/UART_1_IntClock.c ****     return UART_1_IntClock_MOD_SRC & UART_1_IntClock_SRC_SEL_MSK;
 325              		.loc 1 466 0
 326 0000 024B     		ldr	r3, .L30
 327 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 328              		.loc 1 467 0
 329 0004 00F00700 		and	r0, r0, #7
 330 0008 7047     		bx	lr
 331              	.L31:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 15


 332 000a 00BF     		.align	2
 333              	.L30:
 334 000c 82400040 		.word	1073758338
 335              		.cfi_endproc
 336              	.LFE10:
 337              		.size	UART_1_IntClock_GetSourceRegister, .-UART_1_IntClock_GetSourceRegister
 338              		.section	.text.UART_1_IntClock_SetDividerRegister,"ax",%progbits
 339              		.align	2
 340              		.global	UART_1_IntClock_SetDividerRegister
 341              		.thumb
 342              		.thumb_func
 343              		.type	UART_1_IntClock_SetDividerRegister, %function
 344              	UART_1_IntClock_SetDividerRegister:
 345              	.LFB4:
 195:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 enabled;
 346              		.loc 1 195 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              	.LVL7:
 351 0000 70B5     		push	{r4, r5, r6, lr}
 352              		.cfi_def_cfa_offset 16
 353              		.cfi_offset 4, -16
 354              		.cfi_offset 5, -12
 355              		.cfi_offset 6, -8
 356              		.cfi_offset 14, -4
 357 0002 0546     		mov	r5, r0
 358 0004 0E46     		mov	r6, r1
 198:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 oldDivider = UART_1_IntClock_GetDividerRegister();
 359              		.loc 1 198 0
 360 0006 FFF7FEFF 		bl	UART_1_IntClock_GetSourceRegister
 361              	.LVL8:
 362 000a 0446     		mov	r4, r0
 363              	.LVL9:
 199:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 364              		.loc 1 199 0
 365 000c FFF7FEFF 		bl	UART_1_IntClock_GetDividerRegister
 366              	.LVL10:
 201:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 367              		.loc 1 201 0
 368 0010 8542     		cmp	r5, r0
 369 0012 56D0     		beq	.L32
 203:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 370              		.loc 1 203 0
 371 0014 2B4B     		ldr	r3, .L45
 372 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 373 0018 03F00102 		and	r2, r3, #1
 374              	.LVL11:
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 375              		.loc 1 205 0
 376 001c 94B9     		cbnz	r4, .L34
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 377              		.loc 1 205 0 is_stmt 0 discriminator 1
 378 001e 00B1     		cbz	r0, .L35
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 379              		.loc 1 205 0 discriminator 2
 380 0020 85B9     		cbnz	r5, .L34
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 16


 381              	.L35:
 208:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 382              		.loc 1 208 0 is_stmt 1
 383 0022 38B9     		cbnz	r0, .L36
 213:Generated_Source\PSoC5/UART_1_IntClock.c ****                 UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 384              		.loc 1 213 0
 385 0024 284B     		ldr	r3, .L45+4
 386 0026 1D80     		strh	r5, [r3]	@ movhi
 214:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 387              		.loc 1 214 0
 388 0028 284A     		ldr	r2, .L45+8
 389              	.LVL12:
 390 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 391 002c 03F0BF03 		and	r3, r3, #191
 392 0030 1370     		strb	r3, [r2]
 393 0032 70BD     		pop	{r4, r5, r6, pc}
 394              	.LVL13:
 395              	.L36:
 220:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 396              		.loc 1 220 0
 397 0034 254A     		ldr	r2, .L45+8
 398              	.LVL14:
 399 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 400              	.LVL15:
 401 0038 43F04003 		orr	r3, r3, #64
 402 003c 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 403              		.loc 1 221 0
 404 003e 224B     		ldr	r3, .L45+4
 405 0040 1D80     		strh	r5, [r3]	@ movhi
 406 0042 70BD     		pop	{r4, r5, r6, pc}
 407              	.LVL16:
 408              	.L34:
 227:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 409              		.loc 1 227 0
 410 0044 22B3     		cbz	r2, .L37
 229:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 411              		.loc 1 229 0
 412 0046 0023     		movs	r3, #0
 413 0048 2149     		ldr	r1, .L45+12
 414 004a 0B70     		strb	r3, [r1]
 236:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 415              		.loc 1 236 0
 416 004c 0124     		movs	r4, #1
 417              	.LVL17:
 418 004e 0F31     		adds	r1, r1, #15
 419 0050 0C70     		strb	r4, [r1]
 237:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* UART_1_IntClock__CFG3 */
 420              		.loc 1 237 0
 421 0052 0431     		adds	r1, r1, #4
 422 0054 0B70     		strb	r3, [r1]
 240:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 423              		.loc 1 240 0
 424 0056 0C39     		subs	r1, r1, #12
 425 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 426 005a 03F07F03 		and	r3, r3, #127
 427 005e 0B70     		strb	r3, [r1]
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 17


 243:Generated_Source\PSoC5/UART_1_IntClock.c ****                 {
 428              		.loc 1 243 0
 429 0060 1A4B     		ldr	r3, .L45+8
 430 0062 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 431 0064 13F0080F 		tst	r3, #8
 432 0068 00D0     		beq	.L38
 243:Generated_Source\PSoC5/UART_1_IntClock.c ****                 {
 433              		.loc 1 243 0 is_stmt 0 discriminator 1
 434 006a 8DB9     		cbnz	r5, .L37
 435              	.L38:
 246:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 436              		.loc 1 246 0 is_stmt 1
 437 006c 194B     		ldr	r3, .L45+16
 438 006e 1880     		strh	r0, [r3]	@ movhi
 247:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 439              		.loc 1 247 0
 440 0070 0721     		movs	r1, #7
 441 0072 013B     		subs	r3, r3, #1
 442 0074 1970     		strb	r1, [r3]
 443              	.L39:
 250:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 444              		.loc 1 250 0 discriminator 1
 445 0076 164B     		ldr	r3, .L45+12
 446 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 447 007a 13F0010F 		tst	r3, #1
 448 007e FAD1     		bne	.L39
 253:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 449              		.loc 1 253 0
 450 0080 1049     		ldr	r1, .L45
 451 0082 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 452 0084 03F0FE03 		and	r3, r3, #254
 453 0088 0B70     		strb	r3, [r1]
 257:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 454              		.loc 1 257 0
 455 008a 0021     		movs	r1, #0
 456 008c 104B     		ldr	r3, .L45+12
 457 008e 1970     		strb	r1, [r3]
 458              	.L37:
 263:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 459              		.loc 1 263 0
 460 0090 0C4B     		ldr	r3, .L45
 461 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 462 0094 13F0010F 		tst	r3, #1
 463 0098 0DD0     		beq	.L40
 266:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 464              		.loc 1 266 0
 465 009a 0E4B     		ldr	r3, .L45+16
 466 009c 1D80     		strh	r5, [r3]	@ movhi
 268:Generated_Source\PSoC5/UART_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 467              		.loc 1 268 0
 468 009e 0EB1     		cbz	r6, .L43
 469 00a0 0322     		movs	r2, #3
 470              	.LVL18:
 471 00a2 00E0     		b	.L41
 472              	.LVL19:
 473              	.L43:
 474 00a4 0122     		movs	r2, #1
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 18


 475              	.LVL20:
 476              	.L41:
 268:Generated_Source\PSoC5/UART_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 477              		.loc 1 268 0 is_stmt 0 discriminator 4
 478 00a6 0A4B     		ldr	r3, .L45+12
 479 00a8 1A70     		strb	r2, [r3]
 480              	.L42:
 269:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 481              		.loc 1 269 0 is_stmt 1 discriminator 1
 482 00aa 094B     		ldr	r3, .L45+12
 483 00ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 484 00ae 13F0010F 		tst	r3, #1
 485 00b2 FAD1     		bne	.L42
 486 00b4 70BD     		pop	{r4, r5, r6, pc}
 487              	.LVL21:
 488              	.L40:
 274:Generated_Source\PSoC5/UART_1_IntClock.c **** 				UART_1_IntClock_CLKEN |= enabled;
 489              		.loc 1 274 0
 490 00b6 044B     		ldr	r3, .L45+4
 491 00b8 1D80     		strh	r5, [r3]	@ movhi
 275:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 492              		.loc 1 275 0
 493 00ba 0249     		ldr	r1, .L45
 494 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 495 00be 1343     		orrs	r3, r3, r2
 496 00c0 0B70     		strb	r3, [r1]
 497              	.LVL22:
 498              	.L32:
 499 00c2 70BD     		pop	{r4, r5, r6, pc}
 500              	.L46:
 501              		.align	2
 502              	.L45:
 503 00c4 A2430040 		.word	1073759138
 504 00c8 80400040 		.word	1073758336
 505 00cc 82400040 		.word	1073758338
 506 00d0 01400040 		.word	1073758209
 507 00d4 02400040 		.word	1073758210
 508              		.cfi_endproc
 509              	.LFE4:
 510              		.size	UART_1_IntClock_SetDividerRegister, .-UART_1_IntClock_SetDividerRegister
 511              		.section	.text.UART_1_IntClock_SetSourceRegister,"ax",%progbits
 512              		.align	2
 513              		.global	UART_1_IntClock_SetSourceRegister
 514              		.thumb
 515              		.thumb_func
 516              		.type	UART_1_IntClock_SetSourceRegister, %function
 517              	UART_1_IntClock_SetSourceRegister:
 518              	.LFB9:
 420:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 currDiv = UART_1_IntClock_GetDividerRegister();
 519              		.loc 1 420 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              	.LVL23:
 524 0000 38B5     		push	{r3, r4, r5, lr}
 525              		.cfi_def_cfa_offset 16
 526              		.cfi_offset 3, -16
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 19


 527              		.cfi_offset 4, -12
 528              		.cfi_offset 5, -8
 529              		.cfi_offset 14, -4
 530 0002 0446     		mov	r4, r0
 421:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 oldSrc = UART_1_IntClock_GetSourceRegister();
 531              		.loc 1 421 0
 532 0004 FFF7FEFF 		bl	UART_1_IntClock_GetDividerRegister
 533              	.LVL24:
 534 0008 0546     		mov	r5, r0
 535              	.LVL25:
 422:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 536              		.loc 1 422 0
 537 000a FFF7FEFF 		bl	UART_1_IntClock_GetSourceRegister
 538              	.LVL26:
 424:Generated_Source\PSoC5/UART_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 539              		.loc 1 424 0
 540 000e 0346     		mov	r3, r0
 541 0010 60B1     		cbz	r0, .L48
 424:Generated_Source\PSoC5/UART_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 542              		.loc 1 424 0 is_stmt 0 discriminator 1
 543 0012 5CB9     		cbnz	r4, .L48
 425:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 544              		.loc 1 425 0 is_stmt 1
 545 0014 55B9     		cbnz	r5, .L48
 429:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 546              		.loc 1 429 0
 547 0016 104A     		ldr	r2, .L52
 548 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 549 001a 43F04003 		orr	r3, r3, #64
 550 001e 1370     		strb	r3, [r2]
 431:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 551              		.loc 1 431 0
 552 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 553              		.loc 1 430 0
 554 0022 03F0F803 		and	r3, r3, #248
 555 0026 1C43     		orrs	r4, r4, r3
 556 0028 1470     		strb	r4, [r2]
 557 002a 38BD     		pop	{r3, r4, r5, pc}
 558              	.LVL27:
 559              	.L48:
 433:Generated_Source\PSoC5/UART_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 560              		.loc 1 433 0
 561 002c 63B9     		cbnz	r3, .L50
 433:Generated_Source\PSoC5/UART_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 562              		.loc 1 433 0 is_stmt 0 discriminator 1
 563 002e 5CB1     		cbz	r4, .L50
 434:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 564              		.loc 1 434 0 is_stmt 1
 565 0030 55B9     		cbnz	r5, .L50
 439:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 566              		.loc 1 439 0
 567 0032 094A     		ldr	r2, .L52
 568 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 569              		.loc 1 438 0
 570 0036 03F0F803 		and	r3, r3, #248
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 20


 571 003a 1C43     		orrs	r4, r4, r3
 572 003c 1470     		strb	r4, [r2]
 440:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 573              		.loc 1 440 0
 574 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 575 0040 03F0BF03 		and	r3, r3, #191
 576 0044 1370     		strb	r3, [r2]
 577 0046 38BD     		pop	{r3, r4, r5, pc}
 578              	.LVL28:
 579              	.L50:
 445:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 580              		.loc 1 445 0
 581 0048 034A     		ldr	r2, .L52
 582 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 583              		.loc 1 444 0
 584 004c 03F0F803 		and	r3, r3, #248
 585 0050 1C43     		orrs	r4, r4, r3
 586 0052 1470     		strb	r4, [r2]
 587 0054 38BD     		pop	{r3, r4, r5, pc}
 588              	.LVL29:
 589              	.L53:
 590 0056 00BF     		.align	2
 591              	.L52:
 592 0058 82400040 		.word	1073758338
 593              		.cfi_endproc
 594              	.LFE9:
 595              		.size	UART_1_IntClock_SetSourceRegister, .-UART_1_IntClock_SetSourceRegister
 596              		.text
 597              	.Letext0:
 598              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 599              		.section	.debug_info,"",%progbits
 600              	.Ldebug_info0:
 601 0000 7F020000 		.4byte	0x27f
 602 0004 0400     		.2byte	0x4
 603 0006 00000000 		.4byte	.Ldebug_abbrev0
 604 000a 04       		.byte	0x4
 605 000b 01       		.uleb128 0x1
 606 000c 12020000 		.4byte	.LASF36
 607 0010 01       		.byte	0x1
 608 0011 00000000 		.4byte	.LASF37
 609 0015 EE000000 		.4byte	.LASF38
 610 0019 00000000 		.4byte	.Ldebug_ranges0+0
 611 001d 00000000 		.4byte	0
 612 0021 00000000 		.4byte	.Ldebug_line0
 613 0025 02       		.uleb128 0x2
 614 0026 01       		.byte	0x1
 615 0027 06       		.byte	0x6
 616 0028 CA010000 		.4byte	.LASF0
 617 002c 02       		.uleb128 0x2
 618 002d 01       		.byte	0x1
 619 002e 08       		.byte	0x8
 620 002f 8E010000 		.4byte	.LASF1
 621 0033 02       		.uleb128 0x2
 622 0034 02       		.byte	0x2
 623 0035 05       		.byte	0x5
 624 0036 37000000 		.4byte	.LASF2
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 21


 625 003a 02       		.uleb128 0x2
 626 003b 02       		.byte	0x2
 627 003c 07       		.byte	0x7
 628 003d FA010000 		.4byte	.LASF3
 629 0041 02       		.uleb128 0x2
 630 0042 04       		.byte	0x4
 631 0043 05       		.byte	0x5
 632 0044 7F010000 		.4byte	.LASF4
 633 0048 02       		.uleb128 0x2
 634 0049 04       		.byte	0x4
 635 004a 07       		.byte	0x7
 636 004b 1E030000 		.4byte	.LASF5
 637 004f 02       		.uleb128 0x2
 638 0050 08       		.byte	0x8
 639 0051 05       		.byte	0x5
 640 0052 71010000 		.4byte	.LASF6
 641 0056 02       		.uleb128 0x2
 642 0057 08       		.byte	0x8
 643 0058 07       		.byte	0x7
 644 0059 D6010000 		.4byte	.LASF7
 645 005d 03       		.uleb128 0x3
 646 005e 04       		.byte	0x4
 647 005f 05       		.byte	0x5
 648 0060 696E7400 		.ascii	"int\000"
 649 0064 02       		.uleb128 0x2
 650 0065 04       		.byte	0x4
 651 0066 07       		.byte	0x7
 652 0067 ED010000 		.4byte	.LASF8
 653 006b 04       		.uleb128 0x4
 654 006c BB000000 		.4byte	.LASF9
 655 0070 02       		.byte	0x2
 656 0071 9201     		.2byte	0x192
 657 0073 2C000000 		.4byte	0x2c
 658 0077 04       		.uleb128 0x4
 659 0078 A5000000 		.4byte	.LASF10
 660 007c 02       		.byte	0x2
 661 007d 9301     		.2byte	0x193
 662 007f 3A000000 		.4byte	0x3a
 663 0083 02       		.uleb128 0x2
 664 0084 04       		.byte	0x4
 665 0085 04       		.byte	0x4
 666 0086 6B010000 		.4byte	.LASF11
 667 008a 02       		.uleb128 0x2
 668 008b 08       		.byte	0x8
 669 008c 04       		.byte	0x4
 670 008d 30030000 		.4byte	.LASF12
 671 0091 02       		.uleb128 0x2
 672 0092 01       		.byte	0x1
 673 0093 08       		.byte	0x8
 674 0094 0D020000 		.4byte	.LASF13
 675 0098 04       		.uleb128 0x4
 676 0099 19030000 		.4byte	.LASF14
 677 009d 02       		.byte	0x2
 678 009e 3C02     		.2byte	0x23c
 679 00a0 A4000000 		.4byte	0xa4
 680 00a4 05       		.uleb128 0x5
 681 00a5 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 22


 682 00a9 04       		.uleb128 0x4
 683 00aa 31000000 		.4byte	.LASF15
 684 00ae 02       		.byte	0x2
 685 00af 3D02     		.2byte	0x23d
 686 00b1 B5000000 		.4byte	0xb5
 687 00b5 05       		.uleb128 0x5
 688 00b6 77000000 		.4byte	0x77
 689 00ba 06       		.uleb128 0x6
 690 00bb 41000000 		.4byte	.LASF16
 691 00bf 01       		.byte	0x1
 692 00c0 2D       		.byte	0x2d
 693 00c1 00000000 		.4byte	.LFB0
 694 00c5 1C000000 		.4byte	.LFE0-.LFB0
 695 00c9 01       		.uleb128 0x1
 696 00ca 9C       		.byte	0x9c
 697 00cb 06       		.uleb128 0x6
 698 00cc 37030000 		.4byte	.LASF17
 699 00d0 01       		.byte	0x1
 700 00d1 47       		.byte	0x47
 701 00d2 00000000 		.4byte	.LFB1
 702 00d6 1C000000 		.4byte	.LFE1-.LFB1
 703 00da 01       		.uleb128 0x1
 704 00db 9C       		.byte	0x9c
 705 00dc 07       		.uleb128 0x7
 706 00dd BD020000 		.4byte	.LASF18
 707 00e1 01       		.byte	0x1
 708 00e2 64       		.byte	0x64
 709 00e3 00000000 		.4byte	.LFB2
 710 00e7 6C000000 		.4byte	.LFE2-.LFB2
 711 00eb 01       		.uleb128 0x1
 712 00ec 9C       		.byte	0x9c
 713 00ed 0B010000 		.4byte	0x10b
 714 00f1 08       		.uleb128 0x8
 715 00f2 0A000000 		.4byte	.LBB2
 716 00f6 62000000 		.4byte	.LBE2-.LBB2
 717 00fa 09       		.uleb128 0x9
 718 00fb B2020000 		.4byte	.LASF30
 719 00ff 01       		.byte	0x1
 720 0100 69       		.byte	0x69
 721 0101 77000000 		.4byte	0x77
 722 0105 00000000 		.4byte	.LLST0
 723 0109 00       		.byte	0
 724 010a 00       		.byte	0
 725 010b 07       		.uleb128 0x7
 726 010c 4C030000 		.4byte	.LASF19
 727 0110 01       		.byte	0x1
 728 0111 9D       		.byte	0x9d
 729 0112 00000000 		.4byte	.LFB3
 730 0116 20000000 		.4byte	.LFE3-.LFB3
 731 011a 01       		.uleb128 0x1
 732 011b 9C       		.byte	0x9c
 733 011c 2E010000 		.4byte	0x12e
 734 0120 0A       		.uleb128 0xa
 735 0121 88010000 		.4byte	.LASF21
 736 0125 01       		.byte	0x1
 737 0126 9D       		.byte	0x9d
 738 0127 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 23


 739 012b 01       		.uleb128 0x1
 740 012c 50       		.byte	0x50
 741 012d 00       		.byte	0
 742 012e 0B       		.uleb128 0xb
 743 012f 82000000 		.4byte	.LASF24
 744 0133 01       		.byte	0x1
 745 0134 2901     		.2byte	0x129
 746 0136 77000000 		.4byte	0x77
 747 013a 00000000 		.4byte	.LFB5
 748 013e 0C000000 		.4byte	.LFE5-.LFB5
 749 0142 01       		.uleb128 0x1
 750 0143 9C       		.byte	0x9c
 751 0144 0C       		.uleb128 0xc
 752 0145 4B010000 		.4byte	.LASF20
 753 0149 01       		.byte	0x1
 754 014a 4C01     		.2byte	0x14c
 755 014c 00000000 		.4byte	.LFB6
 756 0150 14000000 		.4byte	.LFE6-.LFB6
 757 0154 01       		.uleb128 0x1
 758 0155 9C       		.byte	0x9c
 759 0156 6B010000 		.4byte	0x16b
 760 015a 0D       		.uleb128 0xd
 761 015b 9C010000 		.4byte	.LASF22
 762 015f 01       		.byte	0x1
 763 0160 4C01     		.2byte	0x14c
 764 0162 6B000000 		.4byte	0x6b
 765 0166 13000000 		.4byte	.LLST1
 766 016a 00       		.byte	0
 767 016b 0C       		.uleb128 0xc
 768 016c D7020000 		.4byte	.LASF23
 769 0170 01       		.byte	0x1
 770 0171 6F01     		.2byte	0x16f
 771 0173 00000000 		.4byte	.LFB7
 772 0177 18000000 		.4byte	.LFE7-.LFB7
 773 017b 01       		.uleb128 0x1
 774 017c 9C       		.byte	0x9c
 775 017d 92010000 		.4byte	0x192
 776 0181 0D       		.uleb128 0xd
 777 0182 9C010000 		.4byte	.LASF22
 778 0186 01       		.byte	0x1
 779 0187 6F01     		.2byte	0x16f
 780 0189 6B000000 		.4byte	0x6b
 781 018d 34000000 		.4byte	.LLST2
 782 0191 00       		.byte	0
 783 0192 0B       		.uleb128 0xb
 784 0193 F9020000 		.4byte	.LASF25
 785 0197 01       		.byte	0x1
 786 0198 8401     		.2byte	0x184
 787 019a 6B000000 		.4byte	0x6b
 788 019e 00000000 		.4byte	.LFB8
 789 01a2 10000000 		.4byte	.LFE8-.LFB8
 790 01a6 01       		.uleb128 0x1
 791 01a7 9C       		.byte	0x9c
 792 01a8 0B       		.uleb128 0xb
 793 01a9 A8010000 		.4byte	.LASF26
 794 01ad 01       		.byte	0x1
 795 01ae D001     		.2byte	0x1d0
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 24


 796 01b0 6B000000 		.4byte	0x6b
 797 01b4 00000000 		.4byte	.LFB10
 798 01b8 10000000 		.4byte	.LFE10-.LFB10
 799 01bc 01       		.uleb128 0x1
 800 01bd 9C       		.byte	0x9c
 801 01be 07       		.uleb128 0x7
 802 01bf 57000000 		.4byte	.LASF27
 803 01c3 01       		.byte	0x1
 804 01c4 C1       		.byte	0xc1
 805 01c5 00000000 		.4byte	.LFB4
 806 01c9 D8000000 		.4byte	.LFE4-.LFB4
 807 01cd 01       		.uleb128 0x1
 808 01ce 9C       		.byte	0x9c
 809 01cf 2F020000 		.4byte	0x22f
 810 01d3 0E       		.uleb128 0xe
 811 01d4 C1000000 		.4byte	.LASF28
 812 01d8 01       		.byte	0x1
 813 01d9 C1       		.byte	0xc1
 814 01da 77000000 		.4byte	0x77
 815 01de 55000000 		.4byte	.LLST3
 816 01e2 0E       		.uleb128 0xe
 817 01e3 AC000000 		.4byte	.LASF29
 818 01e7 01       		.byte	0x1
 819 01e8 C1       		.byte	0xc1
 820 01e9 6B000000 		.4byte	0x6b
 821 01ed 76000000 		.4byte	.LLST4
 822 01f1 09       		.uleb128 0x9
 823 01f2 7A000000 		.4byte	.LASF31
 824 01f6 01       		.byte	0x1
 825 01f7 C4       		.byte	0xc4
 826 01f8 6B000000 		.4byte	0x6b
 827 01fc 97000000 		.4byte	.LLST5
 828 0200 09       		.uleb128 0x9
 829 0201 AA020000 		.4byte	.LASF32
 830 0205 01       		.byte	0x1
 831 0206 C6       		.byte	0xc6
 832 0207 6B000000 		.4byte	0x6b
 833 020b E5000000 		.4byte	.LLST6
 834 020f 0F       		.uleb128 0xf
 835 0210 B2020000 		.4byte	.LASF30
 836 0214 01       		.byte	0x1
 837 0215 C7       		.byte	0xc7
 838 0216 77000000 		.4byte	0x77
 839 021a 01       		.uleb128 0x1
 840 021b 50       		.byte	0x50
 841 021c 10       		.uleb128 0x10
 842 021d 0A000000 		.4byte	.LVL8
 843 0221 A8010000 		.4byte	0x1a8
 844 0225 10       		.uleb128 0x10
 845 0226 10000000 		.4byte	.LVL10
 846 022a 2E010000 		.4byte	0x12e
 847 022e 00       		.byte	0
 848 022f 11       		.uleb128 0x11
 849 0230 CC000000 		.4byte	.LASF39
 850 0234 01       		.byte	0x1
 851 0235 A301     		.2byte	0x1a3
 852 0237 00000000 		.4byte	.LFB9
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 25


 853 023b 5C000000 		.4byte	.LFE9-.LFB9
 854 023f 01       		.uleb128 0x1
 855 0240 9C       		.byte	0x9c
 856 0241 0D       		.uleb128 0xd
 857 0242 A0020000 		.4byte	.LASF33
 858 0246 01       		.byte	0x1
 859 0247 A301     		.2byte	0x1a3
 860 0249 6B000000 		.4byte	0x6b
 861 024d F8000000 		.4byte	.LLST7
 862 0251 12       		.uleb128 0x12
 863 0252 29000000 		.4byte	.LASF34
 864 0256 01       		.byte	0x1
 865 0257 A501     		.2byte	0x1a5
 866 0259 77000000 		.4byte	0x77
 867 025d 19010000 		.4byte	.LLST8
 868 0261 13       		.uleb128 0x13
 869 0262 B4000000 		.4byte	.LASF35
 870 0266 01       		.byte	0x1
 871 0267 A601     		.2byte	0x1a6
 872 0269 6B000000 		.4byte	0x6b
 873 026d 01       		.uleb128 0x1
 874 026e 50       		.byte	0x50
 875 026f 10       		.uleb128 0x10
 876 0270 08000000 		.4byte	.LVL24
 877 0274 2E010000 		.4byte	0x12e
 878 0278 10       		.uleb128 0x10
 879 0279 0E000000 		.4byte	.LVL26
 880 027d A8010000 		.4byte	0x1a8
 881 0281 00       		.byte	0
 882 0282 00       		.byte	0
 883              		.section	.debug_abbrev,"",%progbits
 884              	.Ldebug_abbrev0:
 885 0000 01       		.uleb128 0x1
 886 0001 11       		.uleb128 0x11
 887 0002 01       		.byte	0x1
 888 0003 25       		.uleb128 0x25
 889 0004 0E       		.uleb128 0xe
 890 0005 13       		.uleb128 0x13
 891 0006 0B       		.uleb128 0xb
 892 0007 03       		.uleb128 0x3
 893 0008 0E       		.uleb128 0xe
 894 0009 1B       		.uleb128 0x1b
 895 000a 0E       		.uleb128 0xe
 896 000b 55       		.uleb128 0x55
 897 000c 17       		.uleb128 0x17
 898 000d 11       		.uleb128 0x11
 899 000e 01       		.uleb128 0x1
 900 000f 10       		.uleb128 0x10
 901 0010 17       		.uleb128 0x17
 902 0011 00       		.byte	0
 903 0012 00       		.byte	0
 904 0013 02       		.uleb128 0x2
 905 0014 24       		.uleb128 0x24
 906 0015 00       		.byte	0
 907 0016 0B       		.uleb128 0xb
 908 0017 0B       		.uleb128 0xb
 909 0018 3E       		.uleb128 0x3e
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 26


 910 0019 0B       		.uleb128 0xb
 911 001a 03       		.uleb128 0x3
 912 001b 0E       		.uleb128 0xe
 913 001c 00       		.byte	0
 914 001d 00       		.byte	0
 915 001e 03       		.uleb128 0x3
 916 001f 24       		.uleb128 0x24
 917 0020 00       		.byte	0
 918 0021 0B       		.uleb128 0xb
 919 0022 0B       		.uleb128 0xb
 920 0023 3E       		.uleb128 0x3e
 921 0024 0B       		.uleb128 0xb
 922 0025 03       		.uleb128 0x3
 923 0026 08       		.uleb128 0x8
 924 0027 00       		.byte	0
 925 0028 00       		.byte	0
 926 0029 04       		.uleb128 0x4
 927 002a 16       		.uleb128 0x16
 928 002b 00       		.byte	0
 929 002c 03       		.uleb128 0x3
 930 002d 0E       		.uleb128 0xe
 931 002e 3A       		.uleb128 0x3a
 932 002f 0B       		.uleb128 0xb
 933 0030 3B       		.uleb128 0x3b
 934 0031 05       		.uleb128 0x5
 935 0032 49       		.uleb128 0x49
 936 0033 13       		.uleb128 0x13
 937 0034 00       		.byte	0
 938 0035 00       		.byte	0
 939 0036 05       		.uleb128 0x5
 940 0037 35       		.uleb128 0x35
 941 0038 00       		.byte	0
 942 0039 49       		.uleb128 0x49
 943 003a 13       		.uleb128 0x13
 944 003b 00       		.byte	0
 945 003c 00       		.byte	0
 946 003d 06       		.uleb128 0x6
 947 003e 2E       		.uleb128 0x2e
 948 003f 00       		.byte	0
 949 0040 3F       		.uleb128 0x3f
 950 0041 19       		.uleb128 0x19
 951 0042 03       		.uleb128 0x3
 952 0043 0E       		.uleb128 0xe
 953 0044 3A       		.uleb128 0x3a
 954 0045 0B       		.uleb128 0xb
 955 0046 3B       		.uleb128 0x3b
 956 0047 0B       		.uleb128 0xb
 957 0048 27       		.uleb128 0x27
 958 0049 19       		.uleb128 0x19
 959 004a 11       		.uleb128 0x11
 960 004b 01       		.uleb128 0x1
 961 004c 12       		.uleb128 0x12
 962 004d 06       		.uleb128 0x6
 963 004e 40       		.uleb128 0x40
 964 004f 18       		.uleb128 0x18
 965 0050 9742     		.uleb128 0x2117
 966 0052 19       		.uleb128 0x19
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 27


 967 0053 00       		.byte	0
 968 0054 00       		.byte	0
 969 0055 07       		.uleb128 0x7
 970 0056 2E       		.uleb128 0x2e
 971 0057 01       		.byte	0x1
 972 0058 3F       		.uleb128 0x3f
 973 0059 19       		.uleb128 0x19
 974 005a 03       		.uleb128 0x3
 975 005b 0E       		.uleb128 0xe
 976 005c 3A       		.uleb128 0x3a
 977 005d 0B       		.uleb128 0xb
 978 005e 3B       		.uleb128 0x3b
 979 005f 0B       		.uleb128 0xb
 980 0060 27       		.uleb128 0x27
 981 0061 19       		.uleb128 0x19
 982 0062 11       		.uleb128 0x11
 983 0063 01       		.uleb128 0x1
 984 0064 12       		.uleb128 0x12
 985 0065 06       		.uleb128 0x6
 986 0066 40       		.uleb128 0x40
 987 0067 18       		.uleb128 0x18
 988 0068 9742     		.uleb128 0x2117
 989 006a 19       		.uleb128 0x19
 990 006b 01       		.uleb128 0x1
 991 006c 13       		.uleb128 0x13
 992 006d 00       		.byte	0
 993 006e 00       		.byte	0
 994 006f 08       		.uleb128 0x8
 995 0070 0B       		.uleb128 0xb
 996 0071 01       		.byte	0x1
 997 0072 11       		.uleb128 0x11
 998 0073 01       		.uleb128 0x1
 999 0074 12       		.uleb128 0x12
 1000 0075 06       		.uleb128 0x6
 1001 0076 00       		.byte	0
 1002 0077 00       		.byte	0
 1003 0078 09       		.uleb128 0x9
 1004 0079 34       		.uleb128 0x34
 1005 007a 00       		.byte	0
 1006 007b 03       		.uleb128 0x3
 1007 007c 0E       		.uleb128 0xe
 1008 007d 3A       		.uleb128 0x3a
 1009 007e 0B       		.uleb128 0xb
 1010 007f 3B       		.uleb128 0x3b
 1011 0080 0B       		.uleb128 0xb
 1012 0081 49       		.uleb128 0x49
 1013 0082 13       		.uleb128 0x13
 1014 0083 02       		.uleb128 0x2
 1015 0084 17       		.uleb128 0x17
 1016 0085 00       		.byte	0
 1017 0086 00       		.byte	0
 1018 0087 0A       		.uleb128 0xa
 1019 0088 05       		.uleb128 0x5
 1020 0089 00       		.byte	0
 1021 008a 03       		.uleb128 0x3
 1022 008b 0E       		.uleb128 0xe
 1023 008c 3A       		.uleb128 0x3a
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 28


 1024 008d 0B       		.uleb128 0xb
 1025 008e 3B       		.uleb128 0x3b
 1026 008f 0B       		.uleb128 0xb
 1027 0090 49       		.uleb128 0x49
 1028 0091 13       		.uleb128 0x13
 1029 0092 02       		.uleb128 0x2
 1030 0093 18       		.uleb128 0x18
 1031 0094 00       		.byte	0
 1032 0095 00       		.byte	0
 1033 0096 0B       		.uleb128 0xb
 1034 0097 2E       		.uleb128 0x2e
 1035 0098 00       		.byte	0
 1036 0099 3F       		.uleb128 0x3f
 1037 009a 19       		.uleb128 0x19
 1038 009b 03       		.uleb128 0x3
 1039 009c 0E       		.uleb128 0xe
 1040 009d 3A       		.uleb128 0x3a
 1041 009e 0B       		.uleb128 0xb
 1042 009f 3B       		.uleb128 0x3b
 1043 00a0 05       		.uleb128 0x5
 1044 00a1 27       		.uleb128 0x27
 1045 00a2 19       		.uleb128 0x19
 1046 00a3 49       		.uleb128 0x49
 1047 00a4 13       		.uleb128 0x13
 1048 00a5 11       		.uleb128 0x11
 1049 00a6 01       		.uleb128 0x1
 1050 00a7 12       		.uleb128 0x12
 1051 00a8 06       		.uleb128 0x6
 1052 00a9 40       		.uleb128 0x40
 1053 00aa 18       		.uleb128 0x18
 1054 00ab 9742     		.uleb128 0x2117
 1055 00ad 19       		.uleb128 0x19
 1056 00ae 00       		.byte	0
 1057 00af 00       		.byte	0
 1058 00b0 0C       		.uleb128 0xc
 1059 00b1 2E       		.uleb128 0x2e
 1060 00b2 01       		.byte	0x1
 1061 00b3 3F       		.uleb128 0x3f
 1062 00b4 19       		.uleb128 0x19
 1063 00b5 03       		.uleb128 0x3
 1064 00b6 0E       		.uleb128 0xe
 1065 00b7 3A       		.uleb128 0x3a
 1066 00b8 0B       		.uleb128 0xb
 1067 00b9 3B       		.uleb128 0x3b
 1068 00ba 05       		.uleb128 0x5
 1069 00bb 27       		.uleb128 0x27
 1070 00bc 19       		.uleb128 0x19
 1071 00bd 11       		.uleb128 0x11
 1072 00be 01       		.uleb128 0x1
 1073 00bf 12       		.uleb128 0x12
 1074 00c0 06       		.uleb128 0x6
 1075 00c1 40       		.uleb128 0x40
 1076 00c2 18       		.uleb128 0x18
 1077 00c3 9742     		.uleb128 0x2117
 1078 00c5 19       		.uleb128 0x19
 1079 00c6 01       		.uleb128 0x1
 1080 00c7 13       		.uleb128 0x13
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 29


 1081 00c8 00       		.byte	0
 1082 00c9 00       		.byte	0
 1083 00ca 0D       		.uleb128 0xd
 1084 00cb 05       		.uleb128 0x5
 1085 00cc 00       		.byte	0
 1086 00cd 03       		.uleb128 0x3
 1087 00ce 0E       		.uleb128 0xe
 1088 00cf 3A       		.uleb128 0x3a
 1089 00d0 0B       		.uleb128 0xb
 1090 00d1 3B       		.uleb128 0x3b
 1091 00d2 05       		.uleb128 0x5
 1092 00d3 49       		.uleb128 0x49
 1093 00d4 13       		.uleb128 0x13
 1094 00d5 02       		.uleb128 0x2
 1095 00d6 17       		.uleb128 0x17
 1096 00d7 00       		.byte	0
 1097 00d8 00       		.byte	0
 1098 00d9 0E       		.uleb128 0xe
 1099 00da 05       		.uleb128 0x5
 1100 00db 00       		.byte	0
 1101 00dc 03       		.uleb128 0x3
 1102 00dd 0E       		.uleb128 0xe
 1103 00de 3A       		.uleb128 0x3a
 1104 00df 0B       		.uleb128 0xb
 1105 00e0 3B       		.uleb128 0x3b
 1106 00e1 0B       		.uleb128 0xb
 1107 00e2 49       		.uleb128 0x49
 1108 00e3 13       		.uleb128 0x13
 1109 00e4 02       		.uleb128 0x2
 1110 00e5 17       		.uleb128 0x17
 1111 00e6 00       		.byte	0
 1112 00e7 00       		.byte	0
 1113 00e8 0F       		.uleb128 0xf
 1114 00e9 34       		.uleb128 0x34
 1115 00ea 00       		.byte	0
 1116 00eb 03       		.uleb128 0x3
 1117 00ec 0E       		.uleb128 0xe
 1118 00ed 3A       		.uleb128 0x3a
 1119 00ee 0B       		.uleb128 0xb
 1120 00ef 3B       		.uleb128 0x3b
 1121 00f0 0B       		.uleb128 0xb
 1122 00f1 49       		.uleb128 0x49
 1123 00f2 13       		.uleb128 0x13
 1124 00f3 02       		.uleb128 0x2
 1125 00f4 18       		.uleb128 0x18
 1126 00f5 00       		.byte	0
 1127 00f6 00       		.byte	0
 1128 00f7 10       		.uleb128 0x10
 1129 00f8 898201   		.uleb128 0x4109
 1130 00fb 00       		.byte	0
 1131 00fc 11       		.uleb128 0x11
 1132 00fd 01       		.uleb128 0x1
 1133 00fe 31       		.uleb128 0x31
 1134 00ff 13       		.uleb128 0x13
 1135 0100 00       		.byte	0
 1136 0101 00       		.byte	0
 1137 0102 11       		.uleb128 0x11
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 30


 1138 0103 2E       		.uleb128 0x2e
 1139 0104 01       		.byte	0x1
 1140 0105 3F       		.uleb128 0x3f
 1141 0106 19       		.uleb128 0x19
 1142 0107 03       		.uleb128 0x3
 1143 0108 0E       		.uleb128 0xe
 1144 0109 3A       		.uleb128 0x3a
 1145 010a 0B       		.uleb128 0xb
 1146 010b 3B       		.uleb128 0x3b
 1147 010c 05       		.uleb128 0x5
 1148 010d 27       		.uleb128 0x27
 1149 010e 19       		.uleb128 0x19
 1150 010f 11       		.uleb128 0x11
 1151 0110 01       		.uleb128 0x1
 1152 0111 12       		.uleb128 0x12
 1153 0112 06       		.uleb128 0x6
 1154 0113 40       		.uleb128 0x40
 1155 0114 18       		.uleb128 0x18
 1156 0115 9742     		.uleb128 0x2117
 1157 0117 19       		.uleb128 0x19
 1158 0118 00       		.byte	0
 1159 0119 00       		.byte	0
 1160 011a 12       		.uleb128 0x12
 1161 011b 34       		.uleb128 0x34
 1162 011c 00       		.byte	0
 1163 011d 03       		.uleb128 0x3
 1164 011e 0E       		.uleb128 0xe
 1165 011f 3A       		.uleb128 0x3a
 1166 0120 0B       		.uleb128 0xb
 1167 0121 3B       		.uleb128 0x3b
 1168 0122 05       		.uleb128 0x5
 1169 0123 49       		.uleb128 0x49
 1170 0124 13       		.uleb128 0x13
 1171 0125 02       		.uleb128 0x2
 1172 0126 17       		.uleb128 0x17
 1173 0127 00       		.byte	0
 1174 0128 00       		.byte	0
 1175 0129 13       		.uleb128 0x13
 1176 012a 34       		.uleb128 0x34
 1177 012b 00       		.byte	0
 1178 012c 03       		.uleb128 0x3
 1179 012d 0E       		.uleb128 0xe
 1180 012e 3A       		.uleb128 0x3a
 1181 012f 0B       		.uleb128 0xb
 1182 0130 3B       		.uleb128 0x3b
 1183 0131 05       		.uleb128 0x5
 1184 0132 49       		.uleb128 0x49
 1185 0133 13       		.uleb128 0x13
 1186 0134 02       		.uleb128 0x2
 1187 0135 18       		.uleb128 0x18
 1188 0136 00       		.byte	0
 1189 0137 00       		.byte	0
 1190 0138 00       		.byte	0
 1191              		.section	.debug_loc,"",%progbits
 1192              	.Ldebug_loc0:
 1193              	.LLST0:
 1194 0000 2A000000 		.4byte	.LVL0
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 31


 1195 0004 5A000000 		.4byte	.LVL1
 1196 0008 0100     		.2byte	0x1
 1197 000a 52       		.byte	0x52
 1198 000b 00000000 		.4byte	0
 1199 000f 00000000 		.4byte	0
 1200              	.LLST1:
 1201 0013 00000000 		.4byte	.LVL3
 1202 0017 08000000 		.4byte	.LVL4
 1203 001b 0100     		.2byte	0x1
 1204 001d 50       		.byte	0x50
 1205 001e 08000000 		.4byte	.LVL4
 1206 0022 14000000 		.4byte	.LFE6
 1207 0026 0400     		.2byte	0x4
 1208 0028 F3       		.byte	0xf3
 1209 0029 01       		.uleb128 0x1
 1210 002a 50       		.byte	0x50
 1211 002b 9F       		.byte	0x9f
 1212 002c 00000000 		.4byte	0
 1213 0030 00000000 		.4byte	0
 1214              	.LLST2:
 1215 0034 00000000 		.4byte	.LVL5
 1216 0038 06000000 		.4byte	.LVL6
 1217 003c 0100     		.2byte	0x1
 1218 003e 50       		.byte	0x50
 1219 003f 06000000 		.4byte	.LVL6
 1220 0043 18000000 		.4byte	.LFE7
 1221 0047 0400     		.2byte	0x4
 1222 0049 F3       		.byte	0xf3
 1223 004a 01       		.uleb128 0x1
 1224 004b 50       		.byte	0x50
 1225 004c 9F       		.byte	0x9f
 1226 004d 00000000 		.4byte	0
 1227 0051 00000000 		.4byte	0
 1228              	.LLST3:
 1229 0055 00000000 		.4byte	.LVL7
 1230 0059 09000000 		.4byte	.LVL8-1
 1231 005d 0100     		.2byte	0x1
 1232 005f 50       		.byte	0x50
 1233 0060 09000000 		.4byte	.LVL8-1
 1234 0064 D8000000 		.4byte	.LFE4
 1235 0068 0400     		.2byte	0x4
 1236 006a F3       		.byte	0xf3
 1237 006b 01       		.uleb128 0x1
 1238 006c 50       		.byte	0x50
 1239 006d 9F       		.byte	0x9f
 1240 006e 00000000 		.4byte	0
 1241 0072 00000000 		.4byte	0
 1242              	.LLST4:
 1243 0076 00000000 		.4byte	.LVL7
 1244 007a 09000000 		.4byte	.LVL8-1
 1245 007e 0100     		.2byte	0x1
 1246 0080 51       		.byte	0x51
 1247 0081 09000000 		.4byte	.LVL8-1
 1248 0085 D8000000 		.4byte	.LFE4
 1249 0089 0400     		.2byte	0x4
 1250 008b F3       		.byte	0xf3
 1251 008c 01       		.uleb128 0x1
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 32


 1252 008d 51       		.byte	0x51
 1253 008e 9F       		.byte	0x9f
 1254 008f 00000000 		.4byte	0
 1255 0093 00000000 		.4byte	0
 1256              	.LLST5:
 1257 0097 1C000000 		.4byte	.LVL11
 1258 009b 2A000000 		.4byte	.LVL12
 1259 009f 0100     		.2byte	0x1
 1260 00a1 52       		.byte	0x52
 1261 00a2 34000000 		.4byte	.LVL13
 1262 00a6 36000000 		.4byte	.LVL14
 1263 00aa 0100     		.2byte	0x1
 1264 00ac 52       		.byte	0x52
 1265 00ad 36000000 		.4byte	.LVL14
 1266 00b1 38000000 		.4byte	.LVL15
 1267 00b5 0500     		.2byte	0x5
 1268 00b7 73       		.byte	0x73
 1269 00b8 00       		.sleb128 0
 1270 00b9 31       		.byte	0x31
 1271 00ba 1A       		.byte	0x1a
 1272 00bb 9F       		.byte	0x9f
 1273 00bc 44000000 		.4byte	.LVL16
 1274 00c0 A2000000 		.4byte	.LVL18
 1275 00c4 0100     		.2byte	0x1
 1276 00c6 52       		.byte	0x52
 1277 00c7 A4000000 		.4byte	.LVL19
 1278 00cb A6000000 		.4byte	.LVL20
 1279 00cf 0100     		.2byte	0x1
 1280 00d1 52       		.byte	0x52
 1281 00d2 B6000000 		.4byte	.LVL21
 1282 00d6 C2000000 		.4byte	.LVL22
 1283 00da 0100     		.2byte	0x1
 1284 00dc 52       		.byte	0x52
 1285 00dd 00000000 		.4byte	0
 1286 00e1 00000000 		.4byte	0
 1287              	.LLST6:
 1288 00e5 0C000000 		.4byte	.LVL9
 1289 00e9 4E000000 		.4byte	.LVL17
 1290 00ed 0100     		.2byte	0x1
 1291 00ef 54       		.byte	0x54
 1292 00f0 00000000 		.4byte	0
 1293 00f4 00000000 		.4byte	0
 1294              	.LLST7:
 1295 00f8 00000000 		.4byte	.LVL23
 1296 00fc 07000000 		.4byte	.LVL24-1
 1297 0100 0100     		.2byte	0x1
 1298 0102 50       		.byte	0x50
 1299 0103 07000000 		.4byte	.LVL24-1
 1300 0107 5C000000 		.4byte	.LFE9
 1301 010b 0400     		.2byte	0x4
 1302 010d F3       		.byte	0xf3
 1303 010e 01       		.uleb128 0x1
 1304 010f 50       		.byte	0x50
 1305 0110 9F       		.byte	0x9f
 1306 0111 00000000 		.4byte	0
 1307 0115 00000000 		.4byte	0
 1308              	.LLST8:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 33


 1309 0119 0A000000 		.4byte	.LVL25
 1310 011d 56000000 		.4byte	.LVL29
 1311 0121 0100     		.2byte	0x1
 1312 0123 55       		.byte	0x55
 1313 0124 00000000 		.4byte	0
 1314 0128 00000000 		.4byte	0
 1315              		.section	.debug_aranges,"",%progbits
 1316 0000 6C000000 		.4byte	0x6c
 1317 0004 0200     		.2byte	0x2
 1318 0006 00000000 		.4byte	.Ldebug_info0
 1319 000a 04       		.byte	0x4
 1320 000b 00       		.byte	0
 1321 000c 0000     		.2byte	0
 1322 000e 0000     		.2byte	0
 1323 0010 00000000 		.4byte	.LFB0
 1324 0014 1C000000 		.4byte	.LFE0-.LFB0
 1325 0018 00000000 		.4byte	.LFB1
 1326 001c 1C000000 		.4byte	.LFE1-.LFB1
 1327 0020 00000000 		.4byte	.LFB2
 1328 0024 6C000000 		.4byte	.LFE2-.LFB2
 1329 0028 00000000 		.4byte	.LFB3
 1330 002c 20000000 		.4byte	.LFE3-.LFB3
 1331 0030 00000000 		.4byte	.LFB5
 1332 0034 0C000000 		.4byte	.LFE5-.LFB5
 1333 0038 00000000 		.4byte	.LFB6
 1334 003c 14000000 		.4byte	.LFE6-.LFB6
 1335 0040 00000000 		.4byte	.LFB7
 1336 0044 18000000 		.4byte	.LFE7-.LFB7
 1337 0048 00000000 		.4byte	.LFB8
 1338 004c 10000000 		.4byte	.LFE8-.LFB8
 1339 0050 00000000 		.4byte	.LFB10
 1340 0054 10000000 		.4byte	.LFE10-.LFB10
 1341 0058 00000000 		.4byte	.LFB4
 1342 005c D8000000 		.4byte	.LFE4-.LFB4
 1343 0060 00000000 		.4byte	.LFB9
 1344 0064 5C000000 		.4byte	.LFE9-.LFB9
 1345 0068 00000000 		.4byte	0
 1346 006c 00000000 		.4byte	0
 1347              		.section	.debug_ranges,"",%progbits
 1348              	.Ldebug_ranges0:
 1349 0000 00000000 		.4byte	.LFB0
 1350 0004 1C000000 		.4byte	.LFE0
 1351 0008 00000000 		.4byte	.LFB1
 1352 000c 1C000000 		.4byte	.LFE1
 1353 0010 00000000 		.4byte	.LFB2
 1354 0014 6C000000 		.4byte	.LFE2
 1355 0018 00000000 		.4byte	.LFB3
 1356 001c 20000000 		.4byte	.LFE3
 1357 0020 00000000 		.4byte	.LFB5
 1358 0024 0C000000 		.4byte	.LFE5
 1359 0028 00000000 		.4byte	.LFB6
 1360 002c 14000000 		.4byte	.LFE6
 1361 0030 00000000 		.4byte	.LFB7
 1362 0034 18000000 		.4byte	.LFE7
 1363 0038 00000000 		.4byte	.LFB8
 1364 003c 10000000 		.4byte	.LFE8
 1365 0040 00000000 		.4byte	.LFB10
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 34


 1366 0044 10000000 		.4byte	.LFE10
 1367 0048 00000000 		.4byte	.LFB4
 1368 004c D8000000 		.4byte	.LFE4
 1369 0050 00000000 		.4byte	.LFB9
 1370 0054 5C000000 		.4byte	.LFE9
 1371 0058 00000000 		.4byte	0
 1372 005c 00000000 		.4byte	0
 1373              		.section	.debug_line,"",%progbits
 1374              	.Ldebug_line0:
 1375 0000 7A010000 		.section	.debug_str,"MS",%progbits,1
 1375      02004C00 
 1375      00000201 
 1375      FB0E0D00 
 1375      01010101 
 1376              	.LASF37:
 1377 0000 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1_IntClock.c\000"
 1377      72617465 
 1377      645F536F 
 1377      75726365 
 1377      5C50536F 
 1378              	.LASF34:
 1379 0029 63757272 		.ascii	"currDiv\000"
 1379      44697600 
 1380              	.LASF15:
 1381 0031 72656731 		.ascii	"reg16\000"
 1381      3600
 1382              	.LASF2:
 1383 0037 73686F72 		.ascii	"short int\000"
 1383      7420696E 
 1383      7400
 1384              	.LASF16:
 1385 0041 55415254 		.ascii	"UART_1_IntClock_Start\000"
 1385      5F315F49 
 1385      6E74436C 
 1385      6F636B5F 
 1385      53746172 
 1386              	.LASF27:
 1387 0057 55415254 		.ascii	"UART_1_IntClock_SetDividerRegister\000"
 1387      5F315F49 
 1387      6E74436C 
 1387      6F636B5F 
 1387      53657444 
 1388              	.LASF31:
 1389 007a 656E6162 		.ascii	"enabled\000"
 1389      6C656400 
 1390              	.LASF24:
 1391 0082 55415254 		.ascii	"UART_1_IntClock_GetDividerRegister\000"
 1391      5F315F49 
 1391      6E74436C 
 1391      6F636B5F 
 1391      47657444 
 1392              	.LASF10:
 1393 00a5 75696E74 		.ascii	"uint16\000"
 1393      313600
 1394              	.LASF29:
 1395 00ac 72657374 		.ascii	"restart\000"
 1395      61727400 
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 35


 1396              	.LASF35:
 1397 00b4 6F6C6453 		.ascii	"oldSrc\000"
 1397      726300
 1398              	.LASF9:
 1399 00bb 75696E74 		.ascii	"uint8\000"
 1399      3800
 1400              	.LASF28:
 1401 00c1 636C6B44 		.ascii	"clkDivider\000"
 1401      69766964 
 1401      657200
 1402              	.LASF39:
 1403 00cc 55415254 		.ascii	"UART_1_IntClock_SetSourceRegister\000"
 1403      5F315F49 
 1403      6E74436C 
 1403      6F636B5F 
 1403      53657453 
 1404              	.LASF38:
 1405 00ee 433A5C55 		.ascii	"C:\\Users\\DGilliland\\Documents\\GitHub\\ODAS\\ODA"
 1405      73657273 
 1405      5C444769 
 1405      6C6C696C 
 1405      616E645C 
 1406 011b 532D5053 		.ascii	"S-PSOC5\\Projects\\ODAS-PSOC5-USB_Serial-01.cydsn\000"
 1406      4F43355C 
 1406      50726F6A 
 1406      65637473 
 1406      5C4F4441 
 1407              	.LASF20:
 1408 014b 55415254 		.ascii	"UART_1_IntClock_SetModeRegister\000"
 1408      5F315F49 
 1408      6E74436C 
 1408      6F636B5F 
 1408      5365744D 
 1409              	.LASF11:
 1410 016b 666C6F61 		.ascii	"float\000"
 1410      7400
 1411              	.LASF6:
 1412 0171 6C6F6E67 		.ascii	"long long int\000"
 1412      206C6F6E 
 1412      6720696E 
 1412      7400
 1413              	.LASF4:
 1414 017f 6C6F6E67 		.ascii	"long int\000"
 1414      20696E74 
 1414      00
 1415              	.LASF21:
 1416 0188 73746174 		.ascii	"state\000"
 1416      6500
 1417              	.LASF1:
 1418 018e 756E7369 		.ascii	"unsigned char\000"
 1418      676E6564 
 1418      20636861 
 1418      7200
 1419              	.LASF22:
 1420 019c 6D6F6465 		.ascii	"modeBitMask\000"
 1420      4269744D 
 1420      61736B00 
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 36


 1421              	.LASF26:
 1422 01a8 55415254 		.ascii	"UART_1_IntClock_GetSourceRegister\000"
 1422      5F315F49 
 1422      6E74436C 
 1422      6F636B5F 
 1422      47657453 
 1423              	.LASF0:
 1424 01ca 7369676E 		.ascii	"signed char\000"
 1424      65642063 
 1424      68617200 
 1425              	.LASF7:
 1426 01d6 6C6F6E67 		.ascii	"long long unsigned int\000"
 1426      206C6F6E 
 1426      6720756E 
 1426      7369676E 
 1426      65642069 
 1427              	.LASF8:
 1428 01ed 756E7369 		.ascii	"unsigned int\000"
 1428      676E6564 
 1428      20696E74 
 1428      00
 1429              	.LASF3:
 1430 01fa 73686F72 		.ascii	"short unsigned int\000"
 1430      7420756E 
 1430      7369676E 
 1430      65642069 
 1430      6E7400
 1431              	.LASF13:
 1432 020d 63686172 		.ascii	"char\000"
 1432      00
 1433              	.LASF36:
 1434 0212 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1434      4320342E 
 1434      392E3320 
 1434      32303135 
 1434      30333033 
 1435 0245 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1435      20726576 
 1435      6973696F 
 1435      6E203232 
 1435      31323230 
 1436 0278 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1436      66756E63 
 1436      74696F6E 
 1436      2D736563 
 1436      74696F6E 
 1437              	.LASF33:
 1438 02a0 636C6B53 		.ascii	"clkSource\000"
 1438      6F757263 
 1438      6500
 1439              	.LASF32:
 1440 02aa 63757272 		.ascii	"currSrc\000"
 1440      53726300 
 1441              	.LASF30:
 1442 02b2 6F6C6444 		.ascii	"oldDivider\000"
 1442      69766964 
 1442      657200
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccBo0myh.s 			page 37


 1443              	.LASF18:
 1444 02bd 55415254 		.ascii	"UART_1_IntClock_StopBlock\000"
 1444      5F315F49 
 1444      6E74436C 
 1444      6F636B5F 
 1444      53746F70 
 1445              	.LASF23:
 1446 02d7 55415254 		.ascii	"UART_1_IntClock_ClearModeRegister\000"
 1446      5F315F49 
 1446      6E74436C 
 1446      6F636B5F 
 1446      436C6561 
 1447              	.LASF25:
 1448 02f9 55415254 		.ascii	"UART_1_IntClock_GetModeRegister\000"
 1448      5F315F49 
 1448      6E74436C 
 1448      6F636B5F 
 1448      4765744D 
 1449              	.LASF14:
 1450 0319 72656738 		.ascii	"reg8\000"
 1450      00
 1451              	.LASF5:
 1452 031e 6C6F6E67 		.ascii	"long unsigned int\000"
 1452      20756E73 
 1452      69676E65 
 1452      6420696E 
 1452      7400
 1453              	.LASF12:
 1454 0330 646F7562 		.ascii	"double\000"
 1454      6C6500
 1455              	.LASF17:
 1456 0337 55415254 		.ascii	"UART_1_IntClock_Stop\000"
 1456      5F315F49 
 1456      6E74436C 
 1456      6F636B5F 
 1456      53746F70 
 1457              	.LASF19:
 1458 034c 55415254 		.ascii	"UART_1_IntClock_StandbyPower\000"
 1458      5F315F49 
 1458      6E74436C 
 1458      6F636B5F 
 1458      5374616E 
 1459              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
