<stg><name>FIR_HLS</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="16" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="16" op_143_bw="2" op_144_bw="16" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32">
<![CDATA[
entry:11 %call_ln19 = call void @Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc, i16 %input_r, i16 %output_r, i2 %mod_value_2, i32 %p_ZL19H_filter_FIR_dec_40_0, i32 %p_ZL19H_filter_FIR_dec_40_1, i32 %p_ZL19H_filter_FIR_dec_40_2, i32 %p_ZL19H_filter_FIR_dec_40_3, i32 %p_ZL19H_filter_FIR_dec_40_4, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %p_ZL19H_filter_FIR_dec_43_0, i32 %p_ZL19H_filter_FIR_dec_43_1, i32 %p_ZL19H_filter_FIR_dec_43_2, i32 %p_ZL19H_filter_FIR_dec_43_3, i32 %p_ZL19H_filter_FIR_dec_42_0, i32 %p_ZL19H_filter_FIR_dec_42_1, i32 %p_ZL19H_filter_FIR_dec_42_2, i32 %p_ZL19H_filter_FIR_dec_42_3, i32 %p_ZL19H_filter_FIR_dec_41_0, i32 %p_ZL19H_filter_FIR_dec_41_1, i32 %p_ZL19H_filter_FIR_dec_41_2, i32 %p_ZL19H_filter_FIR_dec_41_3, i16 %mod_value_1, i32 %p_ZL19H_filter_FIR_kernel_115, i32 %p_ZL19H_filter_FIR_kernel_114, i32 %p_ZL19H_filter_FIR_kernel_113, i32 %p_ZL19H_filter_FIR_kernel_112, i32 %p_ZL19H_filter_FIR_kernel_111, i32 %p_ZL19H_filter_FIR_kernel_110, i32 %p_ZL19H_filter_FIR_kernel_109, i32 %p_ZL19H_filter_FIR_kernel_108, i32 %p_ZL19H_filter_FIR_kernel_107, i32 %p_ZL19H_filter_FIR_kernel_106, i32 %p_ZL19H_filter_FIR_kernel_105, i32 %p_ZL19H_filter_FIR_kernel_104, i32 %p_ZL19H_filter_FIR_kernel_103, i32 %p_ZL19H_filter_FIR_kernel_102, i32 %p_ZL19H_filter_FIR_kernel_101, i32 %p_ZL19H_filter_FIR_kernel_100, i32 %p_ZL19H_filter_FIR_kernel_99, i32 %p_ZL19H_filter_FIR_kernel_98, i32 %p_ZL19H_filter_FIR_kernel_97, i32 %p_ZL19H_filter_FIR_kernel_96, i32 %p_ZL19H_filter_FIR_kernel_95, i32 %p_ZL19H_filter_FIR_kernel_94, i32 %p_ZL19H_filter_FIR_kernel_93, i32 %p_ZL19H_filter_FIR_kernel_92, i32 %p_ZL19H_filter_FIR_kernel_91, i32 %p_ZL19H_filter_FIR_kernel_90, i32 %p_ZL19H_filter_FIR_kernel_89, i32 %p_ZL19H_filter_FIR_kernel_88, i32 %p_ZL19H_filter_FIR_kernel_87, i32 %p_ZL19H_filter_FIR_kernel_86, i32 %p_ZL19H_filter_FIR_kernel_85, i32 %p_ZL19H_filter_FIR_kernel_84, i32 %p_ZL19H_filter_FIR_kernel_83, i32 %p_ZL19H_filter_FIR_kernel_82, i32 %p_ZL19H_filter_FIR_kernel_81, i32 %p_ZL19H_filter_FIR_kernel_80, i32 %p_ZL19H_filter_FIR_kernel_79, i32 %p_ZL19H_filter_FIR_kernel_78, i32 %p_ZL19H_filter_FIR_kernel_77, i32 %p_ZL19H_filter_FIR_kernel_76, i32 %p_ZL19H_filter_FIR_kernel_75, i32 %p_ZL19H_filter_FIR_kernel_74, i32 %p_ZL19H_filter_FIR_kernel_73, i32 %p_ZL19H_filter_FIR_kernel_72, i32 %p_ZL19H_filter_FIR_kernel_71, i32 %p_ZL19H_filter_FIR_kernel_70, i32 %p_ZL19H_filter_FIR_kernel_69, i32 %p_ZL19H_filter_FIR_kernel_68, i32 %p_ZL19H_filter_FIR_kernel_67, i32 %p_ZL19H_filter_FIR_kernel_66, i32 %p_ZL19H_filter_FIR_kernel_65, i32 %p_ZL19H_filter_FIR_kernel_64, i32 %p_ZL19H_filter_FIR_kernel_63, i32 %p_ZL19H_filter_FIR_kernel_62, i32 %p_ZL19H_filter_FIR_kernel_61, i32 %p_ZL19H_filter_FIR_kernel_60, i32 %p_ZL19H_filter_FIR_kernel_59, i32 %p_ZL19H_filter_FIR_kernel_58, i32 %p_ZL19H_filter_FIR_kernel_57, i32 %p_ZL19H_filter_FIR_kernel_56, i32 %p_ZL19H_filter_FIR_kernel_55, i32 %p_ZL19H_filter_FIR_kernel_54, i32 %p_ZL19H_filter_FIR_kernel_53, i32 %p_ZL19H_filter_FIR_kernel_52, i32 %p_ZL19H_filter_FIR_kernel_51, i32 %p_ZL19H_filter_FIR_kernel_50, i32 %p_ZL19H_filter_FIR_kernel_49, i32 %p_ZL19H_filter_FIR_kernel_48, i32 %p_ZL19H_filter_FIR_kernel_47, i32 %p_ZL19H_filter_FIR_kernel_46, i32 %p_ZL19H_filter_FIR_kernel_45, i32 %p_ZL19H_filter_FIR_kernel_44, i32 %p_ZL19H_filter_FIR_kernel_43, i32 %p_ZL19H_filter_FIR_kernel_42, i32 %p_ZL19H_filter_FIR_kernel_41, i32 %p_ZL19H_filter_FIR_kernel_40, i32 %p_ZL19H_filter_FIR_kernel_39, i32 %p_ZL19H_filter_FIR_kernel_38, i32 %p_ZL19H_filter_FIR_kernel_37, i32 %p_ZL19H_filter_FIR_kernel_36, i32 %p_ZL19H_filter_FIR_kernel_35, i32 %p_ZL19H_filter_FIR_kernel_34, i32 %p_ZL19H_filter_FIR_kernel_33, i32 %p_ZL19H_filter_FIR_kernel_32, i32 %p_ZL19H_filter_FIR_kernel_31, i32 %p_ZL19H_filter_FIR_kernel_30, i32 %p_ZL19H_filter_FIR_kernel_29, i32 %p_ZL19H_filter_FIR_kernel_28, i32 %p_ZL19H_filter_FIR_kernel_27, i32 %p_ZL19H_filter_FIR_kernel_26, i32 %p_ZL19H_filter_FIR_kernel_25, i32 %p_ZL19H_filter_FIR_kernel_24, i32 %p_ZL19H_filter_FIR_kernel_23, i32 %p_ZL19H_filter_FIR_kernel_22, i32 %p_ZL19H_filter_FIR_kernel_21, i32 %p_ZL19H_filter_FIR_kernel_20, i32 %p_ZL19H_filter_FIR_kernel_19, i32 %p_ZL19H_filter_FIR_kernel_18, i32 %p_ZL19H_filter_FIR_kernel_17, i32 %p_ZL19H_filter_FIR_kernel_16, i32 %p_ZL19H_filter_FIR_kernel_15, i32 %p_ZL19H_filter_FIR_kernel_14, i32 %p_ZL19H_filter_FIR_kernel_13, i32 %p_ZL19H_filter_FIR_kernel_12, i32 %p_ZL19H_filter_FIR_kernel_11, i32 %p_ZL19H_filter_FIR_kernel_10, i32 %p_ZL19H_filter_FIR_kernel_9, i32 %p_ZL19H_filter_FIR_kernel_8, i32 %p_ZL19H_filter_FIR_kernel_7, i32 %p_ZL19H_filter_FIR_kernel_6, i32 %p_ZL19H_filter_FIR_kernel_5, i32 %p_ZL19H_filter_FIR_kernel_4, i32 %p_ZL19H_filter_FIR_kernel_3, i32 %p_ZL19H_filter_FIR_kernel_2, i32 %p_ZL19H_filter_FIR_kernel_1, i32 %p_ZL19H_filter_FIR_kernel_0, i16 %kernel_out, i2 %mod_value, i16 %y2, i32 %p_ZL19H_filter_FIR_int_40_0, i32 %p_ZL19H_filter_FIR_int_40_1, i32 %p_ZL19H_filter_FIR_int_40_2, i32 %p_ZL19H_filter_FIR_int_40_3, i32 %p_ZL19H_filter_FIR_int_40_4, i32 %p_ZL19H_filter_FIR_int_41_0, i32 %p_ZL19H_filter_FIR_int_41_1, i32 %p_ZL19H_filter_FIR_int_41_2, i32 %p_ZL19H_filter_FIR_int_41_3, i32 %p_ZL19H_filter_FIR_int_42_0, i32 %p_ZL19H_filter_FIR_int_42_1, i32 %p_ZL19H_filter_FIR_int_42_2, i32 %p_ZL19H_filter_FIR_int_42_3, i32 %p_ZL19H_filter_FIR_int_43_0, i32 %p_ZL19H_filter_FIR_int_43_1, i32 %p_ZL19H_filter_FIR_int_43_2, i32 %p_ZL19H_filter_FIR_int_43_3

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="6" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="16" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="16" op_143_bw="2" op_144_bw="16" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32">
<![CDATA[
entry:11 %call_ln19 = call void @Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc, i16 %input_r, i16 %output_r, i2 %mod_value_2, i32 %p_ZL19H_filter_FIR_dec_40_0, i32 %p_ZL19H_filter_FIR_dec_40_1, i32 %p_ZL19H_filter_FIR_dec_40_2, i32 %p_ZL19H_filter_FIR_dec_40_3, i32 %p_ZL19H_filter_FIR_dec_40_4, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %p_ZL19H_filter_FIR_dec_43_0, i32 %p_ZL19H_filter_FIR_dec_43_1, i32 %p_ZL19H_filter_FIR_dec_43_2, i32 %p_ZL19H_filter_FIR_dec_43_3, i32 %p_ZL19H_filter_FIR_dec_42_0, i32 %p_ZL19H_filter_FIR_dec_42_1, i32 %p_ZL19H_filter_FIR_dec_42_2, i32 %p_ZL19H_filter_FIR_dec_42_3, i32 %p_ZL19H_filter_FIR_dec_41_0, i32 %p_ZL19H_filter_FIR_dec_41_1, i32 %p_ZL19H_filter_FIR_dec_41_2, i32 %p_ZL19H_filter_FIR_dec_41_3, i16 %mod_value_1, i32 %p_ZL19H_filter_FIR_kernel_115, i32 %p_ZL19H_filter_FIR_kernel_114, i32 %p_ZL19H_filter_FIR_kernel_113, i32 %p_ZL19H_filter_FIR_kernel_112, i32 %p_ZL19H_filter_FIR_kernel_111, i32 %p_ZL19H_filter_FIR_kernel_110, i32 %p_ZL19H_filter_FIR_kernel_109, i32 %p_ZL19H_filter_FIR_kernel_108, i32 %p_ZL19H_filter_FIR_kernel_107, i32 %p_ZL19H_filter_FIR_kernel_106, i32 %p_ZL19H_filter_FIR_kernel_105, i32 %p_ZL19H_filter_FIR_kernel_104, i32 %p_ZL19H_filter_FIR_kernel_103, i32 %p_ZL19H_filter_FIR_kernel_102, i32 %p_ZL19H_filter_FIR_kernel_101, i32 %p_ZL19H_filter_FIR_kernel_100, i32 %p_ZL19H_filter_FIR_kernel_99, i32 %p_ZL19H_filter_FIR_kernel_98, i32 %p_ZL19H_filter_FIR_kernel_97, i32 %p_ZL19H_filter_FIR_kernel_96, i32 %p_ZL19H_filter_FIR_kernel_95, i32 %p_ZL19H_filter_FIR_kernel_94, i32 %p_ZL19H_filter_FIR_kernel_93, i32 %p_ZL19H_filter_FIR_kernel_92, i32 %p_ZL19H_filter_FIR_kernel_91, i32 %p_ZL19H_filter_FIR_kernel_90, i32 %p_ZL19H_filter_FIR_kernel_89, i32 %p_ZL19H_filter_FIR_kernel_88, i32 %p_ZL19H_filter_FIR_kernel_87, i32 %p_ZL19H_filter_FIR_kernel_86, i32 %p_ZL19H_filter_FIR_kernel_85, i32 %p_ZL19H_filter_FIR_kernel_84, i32 %p_ZL19H_filter_FIR_kernel_83, i32 %p_ZL19H_filter_FIR_kernel_82, i32 %p_ZL19H_filter_FIR_kernel_81, i32 %p_ZL19H_filter_FIR_kernel_80, i32 %p_ZL19H_filter_FIR_kernel_79, i32 %p_ZL19H_filter_FIR_kernel_78, i32 %p_ZL19H_filter_FIR_kernel_77, i32 %p_ZL19H_filter_FIR_kernel_76, i32 %p_ZL19H_filter_FIR_kernel_75, i32 %p_ZL19H_filter_FIR_kernel_74, i32 %p_ZL19H_filter_FIR_kernel_73, i32 %p_ZL19H_filter_FIR_kernel_72, i32 %p_ZL19H_filter_FIR_kernel_71, i32 %p_ZL19H_filter_FIR_kernel_70, i32 %p_ZL19H_filter_FIR_kernel_69, i32 %p_ZL19H_filter_FIR_kernel_68, i32 %p_ZL19H_filter_FIR_kernel_67, i32 %p_ZL19H_filter_FIR_kernel_66, i32 %p_ZL19H_filter_FIR_kernel_65, i32 %p_ZL19H_filter_FIR_kernel_64, i32 %p_ZL19H_filter_FIR_kernel_63, i32 %p_ZL19H_filter_FIR_kernel_62, i32 %p_ZL19H_filter_FIR_kernel_61, i32 %p_ZL19H_filter_FIR_kernel_60, i32 %p_ZL19H_filter_FIR_kernel_59, i32 %p_ZL19H_filter_FIR_kernel_58, i32 %p_ZL19H_filter_FIR_kernel_57, i32 %p_ZL19H_filter_FIR_kernel_56, i32 %p_ZL19H_filter_FIR_kernel_55, i32 %p_ZL19H_filter_FIR_kernel_54, i32 %p_ZL19H_filter_FIR_kernel_53, i32 %p_ZL19H_filter_FIR_kernel_52, i32 %p_ZL19H_filter_FIR_kernel_51, i32 %p_ZL19H_filter_FIR_kernel_50, i32 %p_ZL19H_filter_FIR_kernel_49, i32 %p_ZL19H_filter_FIR_kernel_48, i32 %p_ZL19H_filter_FIR_kernel_47, i32 %p_ZL19H_filter_FIR_kernel_46, i32 %p_ZL19H_filter_FIR_kernel_45, i32 %p_ZL19H_filter_FIR_kernel_44, i32 %p_ZL19H_filter_FIR_kernel_43, i32 %p_ZL19H_filter_FIR_kernel_42, i32 %p_ZL19H_filter_FIR_kernel_41, i32 %p_ZL19H_filter_FIR_kernel_40, i32 %p_ZL19H_filter_FIR_kernel_39, i32 %p_ZL19H_filter_FIR_kernel_38, i32 %p_ZL19H_filter_FIR_kernel_37, i32 %p_ZL19H_filter_FIR_kernel_36, i32 %p_ZL19H_filter_FIR_kernel_35, i32 %p_ZL19H_filter_FIR_kernel_34, i32 %p_ZL19H_filter_FIR_kernel_33, i32 %p_ZL19H_filter_FIR_kernel_32, i32 %p_ZL19H_filter_FIR_kernel_31, i32 %p_ZL19H_filter_FIR_kernel_30, i32 %p_ZL19H_filter_FIR_kernel_29, i32 %p_ZL19H_filter_FIR_kernel_28, i32 %p_ZL19H_filter_FIR_kernel_27, i32 %p_ZL19H_filter_FIR_kernel_26, i32 %p_ZL19H_filter_FIR_kernel_25, i32 %p_ZL19H_filter_FIR_kernel_24, i32 %p_ZL19H_filter_FIR_kernel_23, i32 %p_ZL19H_filter_FIR_kernel_22, i32 %p_ZL19H_filter_FIR_kernel_21, i32 %p_ZL19H_filter_FIR_kernel_20, i32 %p_ZL19H_filter_FIR_kernel_19, i32 %p_ZL19H_filter_FIR_kernel_18, i32 %p_ZL19H_filter_FIR_kernel_17, i32 %p_ZL19H_filter_FIR_kernel_16, i32 %p_ZL19H_filter_FIR_kernel_15, i32 %p_ZL19H_filter_FIR_kernel_14, i32 %p_ZL19H_filter_FIR_kernel_13, i32 %p_ZL19H_filter_FIR_kernel_12, i32 %p_ZL19H_filter_FIR_kernel_11, i32 %p_ZL19H_filter_FIR_kernel_10, i32 %p_ZL19H_filter_FIR_kernel_9, i32 %p_ZL19H_filter_FIR_kernel_8, i32 %p_ZL19H_filter_FIR_kernel_7, i32 %p_ZL19H_filter_FIR_kernel_6, i32 %p_ZL19H_filter_FIR_kernel_5, i32 %p_ZL19H_filter_FIR_kernel_4, i32 %p_ZL19H_filter_FIR_kernel_3, i32 %p_ZL19H_filter_FIR_kernel_2, i32 %p_ZL19H_filter_FIR_kernel_1, i32 %p_ZL19H_filter_FIR_kernel_0, i16 %kernel_out, i2 %mod_value, i16 %y2, i32 %p_ZL19H_filter_FIR_int_40_0, i32 %p_ZL19H_filter_FIR_int_40_1, i32 %p_ZL19H_filter_FIR_int_40_2, i32 %p_ZL19H_filter_FIR_int_40_3, i32 %p_ZL19H_filter_FIR_int_40_4, i32 %p_ZL19H_filter_FIR_int_41_0, i32 %p_ZL19H_filter_FIR_int_41_1, i32 %p_ZL19H_filter_FIR_int_41_2, i32 %p_ZL19H_filter_FIR_int_41_3, i32 %p_ZL19H_filter_FIR_int_42_0, i32 %p_ZL19H_filter_FIR_int_42_1, i32 %p_ZL19H_filter_FIR_int_42_2, i32 %p_ZL19H_filter_FIR_int_42_3, i32 %p_ZL19H_filter_FIR_int_43_0, i32 %p_ZL19H_filter_FIR_int_43_1, i32 %p_ZL19H_filter_FIR_int_43_2, i32 %p_ZL19H_filter_FIR_int_43_3

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="7" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln12"/></StgValue>
</operation>

<operation id="8" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:1 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @dec_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %dec_out, i16 %dec_out

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:2 %empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @kernel_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %kernel_out, i16 %kernel_out

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln8"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
entry:12 %ret_ln32 = ret

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
