{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 16:00:10 2009 " "Info: Processing started: Wed Mar 25 16:00:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digicom -c digicom " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off digicom -c digicom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "digicom EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"digicom\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "153 236 " "Warning: No exact pin location assignment(s) for 153 pins of 236 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sc_stop " "Info: Pin sc_stop not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sc_stop } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -720 1560 1736 -704 "sc_stop" "" } { -944 944 1024 -928 "sc_stop" "" } { -968 304 368 -952 "sc_stop" "" } { -728 1504 1560 -712 "sc_stop" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_stop } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar_ld " "Info: Pin ar_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -672 1560 1736 -656 "ar_ld" "" } { -936 1120 1168 -920 "ar_ld" "" } { -912 944 1024 -896 "ar_ld" "" } { -680 1504 1560 -664 "ar_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar_inr " "Info: Pin ar_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -648 1560 1736 -632 "ar_inr" "" } { -920 1120 1168 -904 "ar_inr" "" } { -896 944 1024 -880 "ar_inr" "" } { -656 1504 1560 -640 "ar_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar_clr " "Info: Pin ar_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -624 1560 1736 -608 "ar_clr" "" } { -904 1120 1168 -888 "ar_clr" "" } { -880 944 1024 -864 "ar_clr" "" } { -632 1504 1560 -616 "ar_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_ld " "Info: Pin pc_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -600 1560 1736 -584 "pc_ld" "" } { -888 1120 1168 -872 "pc_ld" "" } { -864 944 1024 -848 "pc_ld" "" } { -608 1504 1560 -592 "pc_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_inr " "Info: Pin pc_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -576 1560 1736 -560 "pc_inr" "" } { -872 1120 1168 -856 "pc_inr" "" } { -848 944 1024 -832 "pc_inr" "" } { -584 1504 1560 -568 "pc_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_clr " "Info: Pin pc_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 1560 1736 -536 "pc_clr" "" } { -856 1120 1168 -840 "pc_clr" "" } { -832 944 1024 -816 "pc_clr" "" } { -560 1504 1560 -544 "pc_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr_ld " "Info: Pin dr_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -528 1560 1736 -512 "dr_ld" "" } { -840 1120 1168 -824 "dr_ld" "" } { -816 944 1024 -800 "dr_ld" "" } { -536 1504 1560 -520 "dr_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr_inr " "Info: Pin dr_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -504 1560 1736 -488 "dr_inr" "" } { -824 1120 1168 -808 "dr_inr" "" } { -800 944 1024 -784 "dr_inr" "" } { -512 1504 1560 -496 "dr_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_ld " "Info: Pin ac_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -480 1560 1736 -464 "ac_ld" "" } { -808 1120 1168 -792 "ac_ld" "" } { -784 944 1024 -768 "ac_ld" "" } { -488 1504 1560 -472 "ac_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_inr " "Info: Pin ac_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -456 1560 1736 -440 "ac_inr" "" } { -792 1120 1168 -776 "ac_inr" "" } { -768 944 1024 -752 "ac_inr" "" } { -464 1504 1560 -448 "ac_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_clr " "Info: Pin ac_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -432 1560 1736 -416 "ac_clr" "" } { -776 1120 1168 -760 "ac_clr" "" } { -752 944 1024 -736 "ac_clr" "" } { -440 1504 1560 -424 "ac_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ld " "Info: Pin ir_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -408 1560 1736 -392 "ir_ld" "" } { -760 1120 1168 -744 "ir_ld" "" } { -736 944 1024 -720 "ir_ld" "" } { -416 1504 1560 -400 "ir_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr_ld " "Info: Pin tr_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -696 1560 1736 -680 "tr_ld" "" } { -744 1120 1168 -728 "tr_ld" "" } { -928 944 1024 -912 "tr_ld" "" } { -704 1504 1560 -688 "tr_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e_clr " "Info: Pin e_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { e_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -384 1560 1736 -368 "e_clr" "" } { -440 1136 1184 -424 "e_clr" "" } { -720 944 1024 -704 "e_clr" "" } { -392 1504 1560 -376 "e_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e_cme " "Info: Pin e_cme not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { e_cme } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -360 1560 1736 -344 "e_cme" "" } { -424 1136 1184 -408 "e_cme" "" } { -704 944 1024 -688 "e_cme" "" } { -368 1504 1560 -352 "e_cme" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_cme } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[15\] " "Info: Pin dr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[14\] " "Info: Pin dr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[13\] " "Info: Pin dr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[12\] " "Info: Pin dr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[11\] " "Info: Pin dr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[10\] " "Info: Pin dr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[9\] " "Info: Pin dr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[8\] " "Info: Pin dr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[7\] " "Info: Pin dr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[6\] " "Info: Pin dr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[5\] " "Info: Pin dr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[4\] " "Info: Pin dr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[3\] " "Info: Pin dr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[2\] " "Info: Pin dr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[1\] " "Info: Pin dr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[0\] " "Info: Pin dr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_en " "Info: Pin M_en not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_en } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -240 1560 1736 -224 "M_en" "" } { -608 944 1024 -592 "M_en" "" } { -248 1488 1560 -232 "M_en" "" } { -64 840 912 -48 "M_en" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_clk " "Info: Pin M_clk not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_clk } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 -16 160 -792 "M_clk" "" } { -920 568 656 -904 "M_clk" "" } { -816 -80 -16 -800 "M_clk" "" } { -128 840 912 -112 "M_clk" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_write " "Info: Pin M_write not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_write } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -288 1560 1736 -272 "M_write" "" } { -624 944 1024 -608 "M_write" "" } { -296 1488 1560 -280 "M_write" "" } { -96 840 912 -80 "M_write" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_write } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_read " "Info: Pin M_read not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_read } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -264 1560 1736 -248 "M_read" "" } { -640 944 1024 -624 "M_read" "" } { -272 1488 1560 -256 "M_read" "" } { -80 840 912 -64 "M_read" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_read } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[15\] " "Info: Pin ir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[14\] " "Info: Pin ir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[13\] " "Info: Pin ir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[12\] " "Info: Pin ir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[11\] " "Info: Pin ir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[10\] " "Info: Pin ir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[9\] " "Info: Pin ir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Info: Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info: Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info: Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info: Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info: Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info: Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info: Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info: Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info: Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[15\] " "Info: Pin t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[14\] " "Info: Pin t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[13\] " "Info: Pin t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[12\] " "Info: Pin t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[11\] " "Info: Pin t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[10\] " "Info: Pin t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[9\] " "Info: Pin t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[8\] " "Info: Pin t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[7\] " "Info: Pin t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[6\] " "Info: Pin t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[5\] " "Info: Pin t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[4\] " "Info: Pin t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[3\] " "Info: Pin t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[2\] " "Info: Pin t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[1\] " "Info: Pin t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[0\] " "Info: Pin t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sc_clr " "Info: Pin sc_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sc_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -744 1560 1736 -728 "sc_clr" "" } { -960 944 1024 -944 "sc_clr" "" } { -936 304 368 -920 "sc_clr" "" } { -752 1504 1560 -736 "sc_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk20000 " "Info: Pin clk20000 not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clk20000 } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 -16 160 -760 "clk20000" "" } { -216 400 488 -200 "clk20000" "" } { -200 -8 80 -184 "clk20000" "" } { -952 568 648 -936 "clk20000" "" } { -784 -80 -16 -768 "clk20000" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20000 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_rd " "Info: Pin inp_rd not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inp_rd } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -336 1560 1736 -320 "inp_rd" "" } { -184 -8 80 -168 "inp_rd" "" } { -688 944 1024 -672 "inp_rd" "" } { -344 1504 1560 -328 "inp_rd" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inp_rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ld " "Info: Pin out_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { out_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -312 1560 1736 -296 "out_ld" "" } { -672 944 1024 -656 "out_ld" "" } { -168 -8 80 -152 "out_ld" "" } { -320 1504 1560 -304 "out_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clk2 } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 -16 160 -816 "clk2" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyClk " "Info: Pin keyClk not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { keyClk } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -744 -16 160 -728 "keyClk" "" } { -120 272 336 -104 "keyClk" "" } { -752 -80 -16 -736 "keyClk" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyClk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[15\] " "Info: Pin ac\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[14\] " "Info: Pin ac\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[13\] " "Info: Pin ac\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[12\] " "Info: Pin ac\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[11\] " "Info: Pin ac\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[10\] " "Info: Pin ac\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[9\] " "Info: Pin ac\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[8\] " "Info: Pin ac\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[7\] " "Info: Pin ac\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[6\] " "Info: Pin ac\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[5\] " "Info: Pin ac\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[4\] " "Info: Pin ac\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[3\] " "Info: Pin ac\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[2\] " "Info: Pin ac\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[1\] " "Info: Pin ac\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[0\] " "Info: Pin ac\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[11\] " "Info: Pin ar\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[10\] " "Info: Pin ar\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[9\] " "Info: Pin ar\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[8\] " "Info: Pin ar\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[7\] " "Info: Pin ar\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[6\] " "Info: Pin ar\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[5\] " "Info: Pin ar\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[4\] " "Info: Pin ar\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[3\] " "Info: Pin ar\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[2\] " "Info: Pin ar\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[1\] " "Info: Pin ar\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[0\] " "Info: Pin ar\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[7\] " "Info: Pin inpr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[6\] " "Info: Pin inpr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[5\] " "Info: Pin inpr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[4\] " "Info: Pin inpr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[3\] " "Info: Pin inpr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[2\] " "Info: Pin inpr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[1\] " "Info: Pin inpr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[0\] " "Info: Pin inpr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[7\] " "Info: Pin outr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[6\] " "Info: Pin outr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[5\] " "Info: Pin outr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[4\] " "Info: Pin outr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[3\] " "Info: Pin outr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[2\] " "Info: Pin outr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[1\] " "Info: Pin outr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[0\] " "Info: Pin outr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Info: Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Info: Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Info: Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Info: Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Info: Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Info: Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Info: Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Info: Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Info: Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Info: Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Info: Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Info: Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[15\] " "Info: Pin tr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[14\] " "Info: Pin tr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[13\] " "Info: Pin tr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[12\] " "Info: Pin tr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[11\] " "Info: Pin tr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[10\] " "Info: Pin tr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[9\] " "Info: Pin tr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[8\] " "Info: Pin tr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[7\] " "Info: Pin tr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[6\] " "Info: Pin tr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[5\] " "Info: Pin tr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[4\] " "Info: Pin tr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[3\] " "Info: Pin tr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[2\] " "Info: Pin tr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[1\] " "Info: Pin tr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[0\] " "Info: Pin tr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN J3 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN J3" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "M_clk " "Info: Destination \"M_clk\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 -16 160 -792 "M_clk" "" } { -920 568 656 -904 "M_clk" "" } { -816 -80 -16 -800 "M_clk" "" } { -128 840 912 -112 "M_clk" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scounter:inst3\|clk2 Global clock " "Info: Automatically promoted some destinations of signal \"scounter:inst3\|clk2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|clk2 " "Info: Destination \"scounter:inst3\|clk2\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[1\] " "Info: Destination \"scounter:inst3\|M_t_node\[1\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[3\] " "Info: Destination \"scounter:inst3\|M_t_node\[3\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[4\] " "Info: Destination \"scounter:inst3\|M_t_node\[4\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[6\] " "Info: Destination \"scounter:inst3\|M_t_node\[6\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|M_enable~176 " "Info: Destination \"control:inst1\|M_enable~176\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|M_write~107 " "Info: Destination \"control:inst1\|M_write~107\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst1\|M_read~168 " "Info: Destination \"control:inst1\|M_read~168\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|sc_clk " "Info: Destination \"scounter:inst3\|sc_clk\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk2 " "Info: Destination \"clk2\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 -16 160 -816 "clk2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scounter:inst3\|clk20000 Global clock " "Info: Automatically promoted some destinations of signal \"scounter:inst3\|clk20000\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|clk20000 " "Info: Destination \"scounter:inst3\|clk20000\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk20000 " "Info: Destination \"clk20000\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 -16 160 -760 "clk20000" "" } { -216 400 488 -200 "clk20000" "" } { -200 -8 80 -184 "clk20000" "" } { -952 568 648 -936 "clk20000" "" } { -784 -80 -16 -768 "clk20000" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset:inst\|reset_out Global clock " "Info: Automatically promoted some destinations of signal \"reset:inst\|reset_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reg:inst5\|i " "Info: Destination \"reg:inst5\|i\" may be non-global or may not use global clock" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[12\]~1887 " "Info: Destination \"regOut:inst11\|reg_node\[12\]~1887\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[13\]~1891 " "Info: Destination \"regOut:inst11\|reg_node\[13\]~1891\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[14\]~1895 " "Info: Destination \"regOut:inst11\|reg_node\[14\]~1895\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[15\]~1899 " "Info: Destination \"regOut:inst11\|reg_node\[15\]~1899\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[8\]~1904 " "Info: Destination \"regOut:inst11\|reg_node\[8\]~1904\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[9\]~1908 " "Info: Destination \"regOut:inst11\|reg_node\[9\]~1908\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[10\]~1912 " "Info: Destination \"regOut:inst11\|reg_node\[10\]~1912\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[11\]~1916 " "Info: Destination \"regOut:inst11\|reg_node\[11\]~1916\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "regOut:inst11\|reg_node\[0\]~1939 " "Info: Destination \"regOut:inst11\|reg_node\[0\]~1939\" may be non-global or may not use global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inpoutp:inst4\|keyClk Global clock " "Info: Automatically promoted some destinations of signal \"inpoutp:inst4\|keyClk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyClk " "Info: Destination \"keyClk\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -744 -16 160 -728 "keyClk" "" } { -120 272 336 -104 "keyClk" "" } { -752 -80 -16 -736 "keyClk" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scounter:inst3\|sc_clk Global clock " "Info: Automatically promoted signal \"scounter:inst3\|sc_clk\" to use Global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "regOut:inst11\|select_node Global clock " "Info: Automatically promoted signal \"regOut:inst11\|select_node\" to use Global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scounter:inst3\|cnt\[0\]~0 Global clock " "Info: Automatically promoted signal \"scounter:inst3\|cnt\[0\]~0\" to use Global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "153 unused 3.3V 0 153 0 " "Info: Number of I/O pins in group: 153 (unused VREF, 3.3V VCCIO, 0 input, 153 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 60 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 48 13 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 48 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 19 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 46 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state_mode_led\[0\] " "Warning: Node \"state_mode_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_mode_led\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state_mode_led\[1\] " "Warning: Node \"state_mode_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_mode_led\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state_mode_led\[2\] " "Warning: Node \"state_mode_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_mode_led\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.001 ns register memory " "Info: Estimated most critical path is register to memory delay of 10.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|cnt\[3\] 1 REG LAB_X12_Y12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y12; Fanout = 19; REG Node = 'scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|cnt[3] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.101 ns) 0.845 ns scounter:inst3\|Mux14~176 2 COMB LAB_X13_Y12 31 " "Info: 2: + IC(0.744 ns) + CELL(0.101 ns) = 0.845 ns; Loc. = LAB_X13_Y12; Fanout = 31; COMB Node = 'scounter:inst3\|Mux14~176'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~176 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.522 ns) 1.470 ns control:inst1\|pc_inr~607 3 COMB LAB_X13_Y12 19 " "Info: 3: + IC(0.103 ns) + CELL(0.522 ns) = 1.470 ns; Loc. = LAB_X13_Y12; Fanout = 19; COMB Node = 'control:inst1\|pc_inr~607'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { scounter:inst3|Mux14~176 control:inst1|pc_inr~607 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.390 ns) 2.048 ns control:inst1\|x\[7\]~159 4 COMB LAB_X13_Y12 41 " "Info: 4: + IC(0.188 ns) + CELL(0.390 ns) = 2.048 ns; Loc. = LAB_X13_Y12; Fanout = 41; COMB Node = 'control:inst1\|x\[7\]~159'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { control:inst1|pc_inr~607 control:inst1|x[7]~159 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.101 ns) 3.265 ns reg:inst5\|Mux10~758 5 COMB LAB_X14_Y9 12 " "Info: 5: + IC(1.116 ns) + CELL(0.101 ns) = 3.265 ns; Loc. = LAB_X14_Y9; Fanout = 12; COMB Node = 'reg:inst5\|Mux10~758'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { control:inst1|x[7]~159 reg:inst5|Mux10~758 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.101 ns) 4.421 ns reg:inst5\|Mux9~295 6 COMB LAB_X11_Y9 3 " "Info: 6: + IC(1.055 ns) + CELL(0.101 ns) = 4.421 ns; Loc. = LAB_X11_Y9; Fanout = 3; COMB Node = 'reg:inst5\|Mux9~295'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { reg:inst5|Mux10~758 reg:inst5|Mux9~295 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.413 ns) 7.834 ns lpm_ram_io:inst6\|datatri\[6\]~1911 7 COMB LOOP LAB_X12_Y9 4 " "Info: 7: + IC(0.000 ns) + CELL(3.413 ns) = 7.834 ns; Loc. = LAB_X12_Y9; Fanout = 4; COMB LOOP Node = 'lpm_ram_io:inst6\|datatri\[6\]~1911'" { { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux9~300 LAB_X11_Y9 " "Info: Loc. = LAB_X11_Y9; Node \"reg:inst5\|Mux9~300\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst6\|datatri\[6\]~1911 LAB_X12_Y9 " "Info: Loc. = LAB_X12_Y9; Node \"lpm_ram_io:inst6\|datatri\[6\]~1911\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[6]~1911 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux9~296 LAB_X11_Y9 " "Info: Loc. = LAB_X11_Y9; Node \"reg:inst5\|Mux9~296\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~296 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~300 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[6]~1911 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux9~296 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { reg:inst5|Mux9~295 lpm_ram_io:inst6|datatri[6]~1911 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.315 ns) 10.001 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0 8 MEM M4K_X15_Y1 1 " "Info: 8: + IC(1.852 ns) + CELL(0.315 ns) = 10.001 ns; Loc. = M4K_X15_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { lpm_ram_io:inst6|datatri[6]~1911 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.943 ns ( 49.43 % ) " "Info: Total cell delay = 4.943 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 50.57 % ) " "Info: Total interconnect delay = 5.058 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.001 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~176 control:inst1|pc_inr~607 control:inst1|x[7]~159 reg:inst5|Mux10~758 reg:inst5|Mux9~295 lpm_ram_io:inst6|datatri[6]~1911 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "1 3208 " "Warning: 1 (of 3208) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "1 " "Info: Found 1 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "reg:inst5\|ac2\[15\] " "Info: Node \"reg:inst5\|ac2\[15\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "reg:inst5\|ac2\[15\] " "Info: Registered output is \"reg:inst5\|ac2\[15\]\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 147 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg:inst5\|ac2\[15\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|ac2[15] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "control:inst1\|pc_inr~610 " "Info: Combinational output is \"control:inst1\|pc_inr~610\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 147 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg:inst5\|ac2\[15\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|ac2[15] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 147 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg:inst5\|ac2\[15\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|ac2[15] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[7\] GND " "Info: Pin inpr\[7\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[6\] GND " "Info: Pin inpr\[6\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[5\] GND " "Info: Pin inpr\[5\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[4\] GND " "Info: Pin inpr\[4\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut1\[0\] GND " "Info: Pin segOut1\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { segOut1[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segOut1\[0\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -528 400 576 -512 "segOut1\[7..0\]" "" } { -184 272 355 -168 "segOut1\[7..0\]" "" } { -536 336 419 -520 "segOut1\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut2\[0\] GND " "Info: Pin segOut2\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { segOut2[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segOut2\[0\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -512 400 576 -496 "segOut2\[7..0\]" "" } { -168 272 355 -152 "segOut2\[7..0\]" "" } { -520 336 419 -504 "segOut2\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[24\] GND " "Info: Pin selected_reg\[24\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[24] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[24\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[16\] GND " "Info: Pin selected_reg\[16\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[16] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[16\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[8\] GND " "Info: Pin selected_reg\[8\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[8] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[8\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[0\] GND " "Info: Pin selected_reg\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[0\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 16:00:20 2009 " "Info: Processing ended: Wed Mar 25 16:00:20 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
