[2025-09-17 08:22:01] START suite=qualcomm_srv trace=srv566_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv566_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2735429 heartbeat IPC: 3.656 cumulative IPC: 3.656 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5200055 heartbeat IPC: 4.057 cumulative IPC: 3.846 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5200055 cumulative IPC: 3.846 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5200055 cumulative IPC: 3.846 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14493307 heartbeat IPC: 1.076 cumulative IPC: 1.076 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24261406 heartbeat IPC: 1.024 cumulative IPC: 1.049 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33928775 heartbeat IPC: 1.034 cumulative IPC: 1.044 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 43767045 heartbeat IPC: 1.016 cumulative IPC: 1.037 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 53494883 heartbeat IPC: 1.028 cumulative IPC: 1.035 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 62677276 heartbeat IPC: 1.089 cumulative IPC: 1.044 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 72113025 heartbeat IPC: 1.06 cumulative IPC: 1.046 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 81531200 heartbeat IPC: 1.062 cumulative IPC: 1.048 (Simulation time: 00 hr 11 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv566_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 90950395 heartbeat IPC: 1.062 cumulative IPC: 1.05 (Simulation time: 00 hr 12 min 28 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 94934505 cumulative IPC: 1.053 (Simulation time: 00 hr 13 min 43 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 94934505 cumulative IPC: 1.053 (Simulation time: 00 hr 13 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv566_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.053 instructions: 100000004 cycles: 94934505
CPU 0 Branch Prediction Accuracy: 94.29% MPKI: 10.26 Average ROB Occupancy at Mispredict: 41.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.13
BRANCH_INDIRECT: 0.1674
BRANCH_CONDITIONAL: 9.405
BRANCH_DIRECT_CALL: 0.2403
BRANCH_INDIRECT_CALL: 0.0755
BRANCH_RETURN: 0.2402


====Backend Stall Breakdown====
ROB_STALL: 1727834
LQ_STALL: 0
SQ_STALL: 277505


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 181.34396
REPLAY_LOAD: 72.2968
NON_REPLAY_LOAD: 14.135353

== Total ==
ADDR_TRANS: 381185
REPLAY_LOAD: 232868
NON_REPLAY_LOAD: 1113781

== Counts ==
ADDR_TRANS: 2102
REPLAY_LOAD: 3221
NON_REPLAY_LOAD: 78794

cpu0->cpu0_STLB TOTAL        ACCESS:    1512149 HIT:    1352550 MISS:     159599 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1512149 HIT:    1352550 MISS:     159599 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4714844 HIT:    2852976 MISS:    1861868 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3678370 HIT:    2189003 MISS:    1489367 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     173200 HIT:      84499 MISS:      88701 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     530216 HIT:     528616 MISS:       1600 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     333058 HIT:      50858 MISS:     282200 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.84 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14391531 HIT:   10817859 MISS:    3573672 MSHR_MERGE:    1014350
cpu0->cpu0_L1I LOAD         ACCESS:   14391531 HIT:   10817859 MISS:    3573672 MSHR_MERGE:    1014350
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24788966 HIT:   22504578 MISS:    2284388 MSHR_MERGE:     659079
cpu0->cpu0_L1D LOAD         ACCESS:   14472586 HIT:   12962315 MISS:    1510271 MSHR_MERGE:     391223
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9949613 HIT:    9511733 MISS:     437880 MSHR_MERGE:     264677
cpu0->cpu0_L1D TRANSLATION  ACCESS:     366767 HIT:      30530 MISS:     336237 MSHR_MERGE:       3179
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 36.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11813446 HIT:   11005219 MISS:     808227 MSHR_MERGE:     427427
cpu0->cpu0_ITLB LOAD         ACCESS:   11813446 HIT:   11005219 MISS:     808227 MSHR_MERGE:     427427
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.56 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23290241 HIT:   21767602 MISS:    1522639 MSHR_MERGE:     391290
cpu0->cpu0_DTLB LOAD         ACCESS:   23290241 HIT:   21767602 MISS:    1522639 MSHR_MERGE:     391290
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.41 cycles
cpu0->LLC TOTAL        ACCESS:    2136985 HIT:    1944332 MISS:     192653 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1489367 HIT:    1358074 MISS:     131293 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      88701 HIT:      63579 MISS:      25122 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     276717 HIT:     276355 MISS:        362 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     282200 HIT:     246324 MISS:      35876 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.29 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4000
  ROW_BUFFER_MISS:     188291
  AVG DBUS CONGESTED CYCLE: 7.365
Channel 0 WQ ROW_BUFFER_HIT:      15910
  ROW_BUFFER_MISS:      92846
  FULL:          0
Channel 0 REFRESHES ISSUED:       7911

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       779252       271062       139915         5521
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          553         7485        38151         7002
  STLB miss resolved @ L2C                0         1337        14005        38579         3223
  STLB miss resolved @ LLC                0         1011        29052       127580        14473
  STLB miss resolved @ MEM                0          155         3709        17053        21056

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             101199        17152       358730       126944         2043
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          287         2369        11653          508
  STLB miss resolved @ L2C                0           86         6605        12975          241
  STLB miss resolved @ LLC                0          414        16987        84022         1213
  STLB miss resolved @ MEM                0           45         2062         7261         1835
[2025-09-17 08:35:44] END   suite=qualcomm_srv trace=srv566_ap (rc=0)
