// Seed: 777361757
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire  id_3;
  wire  id_4 = id_4;
  uwire id_5;
  assign id_2 = id_3;
  assign id_5 = 1'd0;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd96
) (
    output supply1 id_0
);
  wor id_2 = id_2;
  wire id_3;
  wire id_4;
  wire _id_5;
  logic [7:0] id_7;
  wire id_8;
  assign id_2 = 1'b0;
  wor id_9 = 1 ? 1 : id_6[$display(id_5, id_5)];
  supply0 id_10;
  assign id_7[1'h0] = id_5;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_2,
      id_8
  );
  id_11(
      .id_0(1)
  );
  wire id_12 = 1'b0;
endmodule
