<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_smscreg.h source code [netbsd/sys/dev/usb/if_smscreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/if_smscreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='if_smscreg.h.html'>if_smscreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_smscreg.h,v 1.5 2014/08/21 14:02:10 reinoud Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*	$OpenBSD: if_smscreg.h,v 1.2 2012/09/27 12:38:11 jsg Exp $	*/</i></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2012</i></td></tr>
<tr><th id="6">6</th><td><i> *	Ben Gray &lt;bgray@freebsd.org&gt;.</i></td></tr>
<tr><th id="7">7</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="19">19</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="20">20</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="21">21</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="22">22</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="23">23</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="24">24</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="25">25</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="26">26</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> *</i></td></tr>
<tr><th id="30">30</th><td><i> * $FreeBSD: src/sys/dev/usb/net/if_smscreg.h,v 1.1 2012/08/15 04:03:55 gonzo Exp $</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_IF_SMSCREG_H_">_IF_SMSCREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_IF_SMSCREG_H_" data-ref="_M/_IF_SMSCREG_H_">_IF_SMSCREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Definitions for the SMSC LAN9514 and LAN9514 USB to ethernet controllers.</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> * This information was gleaned from the SMSC driver in the linux kernel, where</i></td></tr>
<tr><th id="39">39</th><td><i> * it is Copyrighted (C) 2007-2008 SMSC.</i></td></tr>
<tr><th id="40">40</th><td><i> *</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * TRANSMIT FRAMES</i></td></tr>
<tr><th id="45">45</th><td><i> * ---------------</i></td></tr>
<tr><th id="46">46</th><td><i> *   Tx frames are prefixed with an 8-byte header which describes the frame</i></td></tr>
<tr><th id="47">47</th><td><i> *</i></td></tr>
<tr><th id="48">48</th><td><i> *         4 bytes      4 bytes           variable</i></td></tr>
<tr><th id="49">49</th><td><i> *      +------------+------------+--- . . . . . . . . . . . . ---+</i></td></tr>
<tr><th id="50">50</th><td><i> *      | TX_CTRL_0  | TX_CTRL_1  |  Ethernet frame data          |</i></td></tr>
<tr><th id="51">51</th><td><i> *      +------------+------------+--- . . . . . . . . . . . . ---+</i></td></tr>
<tr><th id="52">52</th><td><i> *</i></td></tr>
<tr><th id="53">53</th><td><i> *   Where the headers have the following fields:</i></td></tr>
<tr><th id="54">54</th><td><i> *</i></td></tr>
<tr><th id="55">55</th><td><i> *      TX_CTRL_0 &lt;31:18&gt;  Reserved</i></td></tr>
<tr><th id="56">56</th><td><i> *      TX_CTRL_0 &lt;17:16&gt;  Data offset (alignment padding 0-3)</i></td></tr>
<tr><th id="57">57</th><td><i> *      TX_CTRL_0 &lt;13&gt;     First segment of frame indicator</i></td></tr>
<tr><th id="58">58</th><td><i> *      TX_CTRL_0 &lt;12&gt;     Last segment of frame indicator</i></td></tr>
<tr><th id="59">59</th><td><i> *      TX_CTRL_0 &lt;10:0&gt;   Buffer size (payload size)</i></td></tr>
<tr><th id="60">60</th><td><i> *</i></td></tr>
<tr><th id="61">61</th><td><i> *      TX_CTRL_1 &lt;14&gt;     Perform H/W checksuming on IP packets</i></td></tr>
<tr><th id="62">62</th><td><i> *      TX_CTRL_1 &lt;13&gt;     Disable automatic ethernet CRC generation</i></td></tr>
<tr><th id="63">63</th><td><i> *      TX_CTRL_1 &lt;12&gt;     Disable ethernet frame padding upto 64 bytes</i></td></tr>
<tr><th id="64">64</th><td><i> *      TX_CTRL_1 &lt;10:0&gt;   Packet byte length</i></td></tr>
<tr><th id="65">65</th><td><i> *</i></td></tr>
<tr><th id="66">66</th><td><i> */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_0_OFFSET" data-ref="_M/SMSC_TX_CTRL_0_OFFSET">SMSC_TX_CTRL_0_OFFSET</dfn>(x)	(((x) &amp; 0x3UL) &lt;&lt; 16)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_0_FIRST_SEG" data-ref="_M/SMSC_TX_CTRL_0_FIRST_SEG">SMSC_TX_CTRL_0_FIRST_SEG</dfn>	(0x1UL &lt;&lt; 13)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_0_LAST_SEG" data-ref="_M/SMSC_TX_CTRL_0_LAST_SEG">SMSC_TX_CTRL_0_LAST_SEG</dfn>		(0x1UL &lt;&lt; 12)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_0_BUF_SIZE" data-ref="_M/SMSC_TX_CTRL_0_BUF_SIZE">SMSC_TX_CTRL_0_BUF_SIZE</dfn>(x)	((x) &amp; 0x000007FFUL)</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_1_CSUM_ENABLE" data-ref="_M/SMSC_TX_CTRL_1_CSUM_ENABLE">SMSC_TX_CTRL_1_CSUM_ENABLE</dfn>	(0x1UL &lt;&lt; 14)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_1_CRC_DISABLE" data-ref="_M/SMSC_TX_CTRL_1_CRC_DISABLE">SMSC_TX_CTRL_1_CRC_DISABLE</dfn>	(0x1UL &lt;&lt; 13)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_1_PADDING_DISABLE" data-ref="_M/SMSC_TX_CTRL_1_PADDING_DISABLE">SMSC_TX_CTRL_1_PADDING_DISABLE</dfn>	(0x1UL &lt;&lt; 12)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CTRL_1_PKT_LENGTH" data-ref="_M/SMSC_TX_CTRL_1_PKT_LENGTH">SMSC_TX_CTRL_1_PKT_LENGTH</dfn>(x)	((x) &amp; 0x000007FFUL)</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * RECEIVE FRAMES</i></td></tr>
<tr><th id="79">79</th><td><i> * --------------</i></td></tr>
<tr><th id="80">80</th><td><i> *   Rx frames are prefixed with an 4-byte status header which describes any</i></td></tr>
<tr><th id="81">81</th><td><i> *   errors with the frame as well as things like the length</i></td></tr>
<tr><th id="82">82</th><td><i> *</i></td></tr>
<tr><th id="83">83</th><td><i> *         4 bytes             variable</i></td></tr>
<tr><th id="84">84</th><td><i> *      +------------+--- . . . . . . . . . . . . ---+</i></td></tr>
<tr><th id="85">85</th><td><i> *      |   RX_STAT  |  Ethernet frame data          |</i></td></tr>
<tr><th id="86">86</th><td><i> *      +------------+--- . . . . . . . . . . . . ---+</i></td></tr>
<tr><th id="87">87</th><td><i> *</i></td></tr>
<tr><th id="88">88</th><td><i> *   Where the status header has the following fields:</i></td></tr>
<tr><th id="89">89</th><td><i> *</i></td></tr>
<tr><th id="90">90</th><td><i> *      RX_STAT   &lt;30&gt;     Filter Fail</i></td></tr>
<tr><th id="91">91</th><td><i> *      RX_STAT   &lt;29:16&gt;  Frame Length</i></td></tr>
<tr><th id="92">92</th><td><i> *      RX_STAT   &lt;15&gt;     Error Summary</i></td></tr>
<tr><th id="93">93</th><td><i> *      RX_STAT   &lt;13&gt;     Broadcast Frame</i></td></tr>
<tr><th id="94">94</th><td><i> *      RX_STAT   &lt;12&gt;     Length Error</i></td></tr>
<tr><th id="95">95</th><td><i> *      RX_STAT   &lt;11&gt;     Runt Frame</i></td></tr>
<tr><th id="96">96</th><td><i> *      RX_STAT   &lt;10&gt;     Multicast Frame</i></td></tr>
<tr><th id="97">97</th><td><i> *      RX_STAT   &lt;7&gt;      Frame too long</i></td></tr>
<tr><th id="98">98</th><td><i> *      RX_STAT   &lt;6&gt;      Collision Seen</i></td></tr>
<tr><th id="99">99</th><td><i> *      RX_STAT   &lt;5&gt;      Frame Type</i></td></tr>
<tr><th id="100">100</th><td><i> *      RX_STAT   &lt;4&gt;      Receive Watchdog</i></td></tr>
<tr><th id="101">101</th><td><i> *      RX_STAT   &lt;3&gt;      Mii Error</i></td></tr>
<tr><th id="102">102</th><td><i> *      RX_STAT   &lt;2&gt;      Dribbling</i></td></tr>
<tr><th id="103">103</th><td><i> *      RX_STAT   &lt;1&gt;      CRC Error</i></td></tr>
<tr><th id="104">104</th><td><i> *</i></td></tr>
<tr><th id="105">105</th><td><i> */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_FILTER_FAIL" data-ref="_M/SMSC_RX_STAT_FILTER_FAIL">SMSC_RX_STAT_FILTER_FAIL</dfn>	(0x1UL &lt;&lt; 30)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_FRM_LENGTH" data-ref="_M/SMSC_RX_STAT_FRM_LENGTH">SMSC_RX_STAT_FRM_LENGTH</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0x3FFFUL)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_ERROR" data-ref="_M/SMSC_RX_STAT_ERROR">SMSC_RX_STAT_ERROR</dfn>		(0x1UL &lt;&lt; 15)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_BROADCAST" data-ref="_M/SMSC_RX_STAT_BROADCAST">SMSC_RX_STAT_BROADCAST</dfn>		(0x1UL &lt;&lt; 13)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_LENGTH_ERROR" data-ref="_M/SMSC_RX_STAT_LENGTH_ERROR">SMSC_RX_STAT_LENGTH_ERROR</dfn>	(0x1UL &lt;&lt; 12)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_RUNT" data-ref="_M/SMSC_RX_STAT_RUNT">SMSC_RX_STAT_RUNT</dfn>		(0x1UL &lt;&lt; 11)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_MULTICAST" data-ref="_M/SMSC_RX_STAT_MULTICAST">SMSC_RX_STAT_MULTICAST</dfn>		(0x1UL &lt;&lt; 10)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_FRM_TOO_LONG" data-ref="_M/SMSC_RX_STAT_FRM_TOO_LONG">SMSC_RX_STAT_FRM_TOO_LONG</dfn>	(0x1UL &lt;&lt; 7)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_COLLISION" data-ref="_M/SMSC_RX_STAT_COLLISION">SMSC_RX_STAT_COLLISION</dfn>		(0x1UL &lt;&lt; 6)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_FRM_TYPE" data-ref="_M/SMSC_RX_STAT_FRM_TYPE">SMSC_RX_STAT_FRM_TYPE</dfn>		(0x1UL &lt;&lt; 5)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_WATCHDOG" data-ref="_M/SMSC_RX_STAT_WATCHDOG">SMSC_RX_STAT_WATCHDOG</dfn>		(0x1UL &lt;&lt; 4)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_MII_ERROR" data-ref="_M/SMSC_RX_STAT_MII_ERROR">SMSC_RX_STAT_MII_ERROR</dfn>		(0x1UL &lt;&lt; 3)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_DRIBBLING" data-ref="_M/SMSC_RX_STAT_DRIBBLING">SMSC_RX_STAT_DRIBBLING</dfn>		(0x1UL &lt;&lt; 2)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_STAT_CRC_ERROR" data-ref="_M/SMSC_RX_STAT_CRC_ERROR">SMSC_RX_STAT_CRC_ERROR</dfn>		(0x1UL &lt;&lt; 1)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/*</i></td></tr>
<tr><th id="122">122</th><td><i> * REGISTERS</i></td></tr>
<tr><th id="123">123</th><td><i> */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/SMSC_ID_REV" data-ref="_M/SMSC_ID_REV">SMSC_ID_REV</dfn>		0x000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_STATUS" data-ref="_M/SMSC_INTR_STATUS">SMSC_INTR_STATUS</dfn>	0x008</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_CFG" data-ref="_M/SMSC_RX_CFG">SMSC_RX_CFG</dfn>		0x00C</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CFG" data-ref="_M/SMSC_TX_CFG">SMSC_TX_CFG</dfn>		0x010</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG" data-ref="_M/SMSC_HW_CFG">SMSC_HW_CFG</dfn>		0x014</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SMSC_PM_CTRL" data-ref="_M/SMSC_PM_CTRL">SMSC_PM_CTRL</dfn>		0x020</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SMSC_LED_GPIO_CFG" data-ref="_M/SMSC_LED_GPIO_CFG">SMSC_LED_GPIO_CFG</dfn>	0x024</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SMSC_GPIO_CFG" data-ref="_M/SMSC_GPIO_CFG">SMSC_GPIO_CFG</dfn>		0x028</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SMSC_AFC_CFG" data-ref="_M/SMSC_AFC_CFG">SMSC_AFC_CFG</dfn>		0x02C</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD" data-ref="_M/SMSC_EEPROM_CMD">SMSC_EEPROM_CMD</dfn>		0x030</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_DATA" data-ref="_M/SMSC_EEPROM_DATA">SMSC_EEPROM_DATA</dfn>	0x034</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SMSC_BURST_CAP" data-ref="_M/SMSC_BURST_CAP">SMSC_BURST_CAP</dfn>		0x038</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/SMSC_GPIO_WAKE" data-ref="_M/SMSC_GPIO_WAKE">SMSC_GPIO_WAKE</dfn>		0x064</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_CFG" data-ref="_M/SMSC_INTR_CFG">SMSC_INTR_CFG</dfn>		0x068</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/SMSC_BULK_IN_DLY" data-ref="_M/SMSC_BULK_IN_DLY">SMSC_BULK_IN_DLY</dfn>	0x06C</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR" data-ref="_M/SMSC_MAC_CSR">SMSC_MAC_CSR</dfn>		0x100</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_ADDRH" data-ref="_M/SMSC_MAC_ADDRH">SMSC_MAC_ADDRH</dfn>		0x104</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_ADDRL" data-ref="_M/SMSC_MAC_ADDRL">SMSC_MAC_ADDRL</dfn>		0x108</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/SMSC_HASHH" data-ref="_M/SMSC_HASHH">SMSC_HASHH</dfn>		0x10C</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SMSC_HASHL" data-ref="_M/SMSC_HASHL">SMSC_HASHL</dfn>		0x110</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SMSC_MII_ADDR" data-ref="_M/SMSC_MII_ADDR">SMSC_MII_ADDR</dfn>		0x114</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SMSC_MII_DATA" data-ref="_M/SMSC_MII_DATA">SMSC_MII_DATA</dfn>		0x118</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SMSC_FLOW" data-ref="_M/SMSC_FLOW">SMSC_FLOW</dfn>		0x11C</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SMSC_VLAN1" data-ref="_M/SMSC_VLAN1">SMSC_VLAN1</dfn>		0x120</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SMSC_VLAN2" data-ref="_M/SMSC_VLAN2">SMSC_VLAN2</dfn>		0x124</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/SMSC_WUFF" data-ref="_M/SMSC_WUFF">SMSC_WUFF</dfn>		0x128</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SMSC_WUCSR" data-ref="_M/SMSC_WUCSR">SMSC_WUCSR</dfn>		0x12C</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SMSC_COE_CTRL" data-ref="_M/SMSC_COE_CTRL">SMSC_COE_CTRL</dfn>		0x130</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* ID / Revision register */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SMSC_ID_REV_CHIP_ID_MASK" data-ref="_M/SMSC_ID_REV_CHIP_ID_MASK">SMSC_ID_REV_CHIP_ID_MASK</dfn>	0xFFFF0000UL</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SMSC_ID_REV_CHIP_REV_MASK" data-ref="_M/SMSC_ID_REV_CHIP_REV_MASK">SMSC_ID_REV_CHIP_REV_MASK</dfn>	0x0000FFFFUL</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_FIFO_FLUSH" data-ref="_M/SMSC_RX_FIFO_FLUSH">SMSC_RX_FIFO_FLUSH</dfn>		(0x1UL &lt;&lt; 0)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CFG_ON" data-ref="_M/SMSC_TX_CFG_ON">SMSC_TX_CFG_ON</dfn>			(0x1UL &lt;&lt; 2)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CFG_STOP" data-ref="_M/SMSC_TX_CFG_STOP">SMSC_TX_CFG_STOP</dfn>		(0x1UL &lt;&lt; 1)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_CFG_FIFO_FLUSH" data-ref="_M/SMSC_TX_CFG_FIFO_FLUSH">SMSC_TX_CFG_FIFO_FLUSH</dfn>		(0x1UL &lt;&lt; 0)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_BIR" data-ref="_M/SMSC_HW_CFG_BIR">SMSC_HW_CFG_BIR</dfn>			(0x1UL &lt;&lt; 12)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_LEDB" data-ref="_M/SMSC_HW_CFG_LEDB">SMSC_HW_CFG_LEDB</dfn>		(0x1UL &lt;&lt; 11)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_RXDOFF_SHIFT" data-ref="_M/SMSC_HW_CFG_RXDOFF_SHIFT">SMSC_HW_CFG_RXDOFF_SHIFT</dfn>	(9)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_RXDOFF" data-ref="_M/SMSC_HW_CFG_RXDOFF">SMSC_HW_CFG_RXDOFF</dfn>		(0x3UL &lt;&lt; 9)    /* RX pkt alignment */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_DRP" data-ref="_M/SMSC_HW_CFG_DRP">SMSC_HW_CFG_DRP</dfn>			(0x1UL &lt;&lt; 6)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_MEF" data-ref="_M/SMSC_HW_CFG_MEF">SMSC_HW_CFG_MEF</dfn>			(0x1UL &lt;&lt; 5)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_LRST" data-ref="_M/SMSC_HW_CFG_LRST">SMSC_HW_CFG_LRST</dfn>		(0x1UL &lt;&lt; 3)    /* Lite reset */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_PSEL" data-ref="_M/SMSC_HW_CFG_PSEL">SMSC_HW_CFG_PSEL</dfn>		(0x1UL &lt;&lt; 2)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_BCE" data-ref="_M/SMSC_HW_CFG_BCE">SMSC_HW_CFG_BCE</dfn>			(0x1UL &lt;&lt; 1)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/SMSC_HW_CFG_SRST" data-ref="_M/SMSC_HW_CFG_SRST">SMSC_HW_CFG_SRST</dfn>		(0x1UL &lt;&lt; 0)</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/SMSC_PM_CTRL_PHY_RST" data-ref="_M/SMSC_PM_CTRL_PHY_RST">SMSC_PM_CTRL_PHY_RST</dfn>		(0x1UL &lt;&lt; 4)    /* PHY reset */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SMSC_LED_GPIO_CFG_SPD_LED" data-ref="_M/SMSC_LED_GPIO_CFG_SPD_LED">SMSC_LED_GPIO_CFG_SPD_LED</dfn>	(0x1UL &lt;&lt; 24)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SMSC_LED_GPIO_CFG_LNK_LED" data-ref="_M/SMSC_LED_GPIO_CFG_LNK_LED">SMSC_LED_GPIO_CFG_LNK_LED</dfn>	(0x1UL &lt;&lt; 20)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SMSC_LED_GPIO_CFG_FDX_LED" data-ref="_M/SMSC_LED_GPIO_CFG_FDX_LED">SMSC_LED_GPIO_CFG_FDX_LED</dfn>	(0x1UL &lt;&lt; 16)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* Hi watermark = 15.5Kb (~10 mtu pkts) */</i></td></tr>
<tr><th id="181">181</th><td><i>/* low watermark = 3k (~2 mtu pkts) */</i></td></tr>
<tr><th id="182">182</th><td><i>/* backpressure duration = ~ 350us */</i></td></tr>
<tr><th id="183">183</th><td><i>/* Apply FC on any frame. */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AFC_CFG_DEFAULT" data-ref="_M/AFC_CFG_DEFAULT">AFC_CFG_DEFAULT</dfn>			(0x00F830A1)</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_BUSY" data-ref="_M/SMSC_EEPROM_CMD_BUSY">SMSC_EEPROM_CMD_BUSY</dfn>		(0x1UL &lt;&lt; 31)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_MASK" data-ref="_M/SMSC_EEPROM_CMD_MASK">SMSC_EEPROM_CMD_MASK</dfn>		(0x7UL &lt;&lt; 28)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_READ" data-ref="_M/SMSC_EEPROM_CMD_READ">SMSC_EEPROM_CMD_READ</dfn>		(0x0UL &lt;&lt; 28)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_WRITE" data-ref="_M/SMSC_EEPROM_CMD_WRITE">SMSC_EEPROM_CMD_WRITE</dfn>		(0x3UL &lt;&lt; 28)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_ERASE" data-ref="_M/SMSC_EEPROM_CMD_ERASE">SMSC_EEPROM_CMD_ERASE</dfn>		(0x5UL &lt;&lt; 28)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_RELOAD" data-ref="_M/SMSC_EEPROM_CMD_RELOAD">SMSC_EEPROM_CMD_RELOAD</dfn>		(0x7UL &lt;&lt; 28)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_TIMEOUT" data-ref="_M/SMSC_EEPROM_CMD_TIMEOUT">SMSC_EEPROM_CMD_TIMEOUT</dfn>		(0x1UL &lt;&lt; 10)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/SMSC_EEPROM_CMD_ADDR_MASK" data-ref="_M/SMSC_EEPROM_CMD_ADDR_MASK">SMSC_EEPROM_CMD_ADDR_MASK</dfn>	0x000001FFUL</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* MAC Control and Status Register */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_RCVOWN" data-ref="_M/SMSC_MAC_CSR_RCVOWN">SMSC_MAC_CSR_RCVOWN</dfn>		(0x1UL &lt;&lt; 23)  /* Half duplex */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_LOOPBK" data-ref="_M/SMSC_MAC_CSR_LOOPBK">SMSC_MAC_CSR_LOOPBK</dfn>		(0x1UL &lt;&lt; 21)  /* Loopback */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_FDPX" data-ref="_M/SMSC_MAC_CSR_FDPX">SMSC_MAC_CSR_FDPX</dfn>		(0x1UL &lt;&lt; 20)  /* Full duplex */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_MCPAS" data-ref="_M/SMSC_MAC_CSR_MCPAS">SMSC_MAC_CSR_MCPAS</dfn>		(0x1UL &lt;&lt; 19)  /* Multicast mode */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_PRMS" data-ref="_M/SMSC_MAC_CSR_PRMS">SMSC_MAC_CSR_PRMS</dfn>		(0x1UL &lt;&lt; 18)  /* Promiscuous mode */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_INVFILT" data-ref="_M/SMSC_MAC_CSR_INVFILT">SMSC_MAC_CSR_INVFILT</dfn>		(0x1UL &lt;&lt; 17)  /* Inverse filtering */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_PASSBAD" data-ref="_M/SMSC_MAC_CSR_PASSBAD">SMSC_MAC_CSR_PASSBAD</dfn>		(0x1UL &lt;&lt; 16)  /* Pass on bad frames */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_HPFILT" data-ref="_M/SMSC_MAC_CSR_HPFILT">SMSC_MAC_CSR_HPFILT</dfn>		(0x1UL &lt;&lt; 13)  /* Hash filtering */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_BCAST" data-ref="_M/SMSC_MAC_CSR_BCAST">SMSC_MAC_CSR_BCAST</dfn>		(0x1UL &lt;&lt; 11)  /* Broadcast */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_DISRTY" data-ref="_M/SMSC_MAC_CSR_DISRTY">SMSC_MAC_CSR_DISRTY</dfn>		(0x1UL &lt;&lt; 10)  /* Disable Retry */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_PADSTR" data-ref="_M/SMSC_MAC_CSR_PADSTR">SMSC_MAC_CSR_PADSTR</dfn>		(0x1UL &lt;&lt; 8)   /* PAD stripping */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_TXEN" data-ref="_M/SMSC_MAC_CSR_TXEN">SMSC_MAC_CSR_TXEN</dfn>		(0x1UL &lt;&lt; 3)   /* TX enable */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAC_CSR_RXEN" data-ref="_M/SMSC_MAC_CSR_RXEN">SMSC_MAC_CSR_RXEN</dfn>		(0x1UL &lt;&lt; 2)   /* RX enable */</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* Interrupt control register */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_NTEP" data-ref="_M/SMSC_INTR_NTEP">SMSC_INTR_NTEP</dfn>			(0x1UL &lt;&lt; 31)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_MACRTO" data-ref="_M/SMSC_INTR_MACRTO">SMSC_INTR_MACRTO</dfn>		(0x1UL &lt;&lt; 19)  /* MAC reset timeout */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_TX_STOP" data-ref="_M/SMSC_INTR_TX_STOP">SMSC_INTR_TX_STOP</dfn>		(0x1UL &lt;&lt; 17)  /* Transmittor halted */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_RX_STOP" data-ref="_M/SMSC_INTR_RX_STOP">SMSC_INTR_RX_STOP</dfn>		(0x1UL &lt;&lt; 16)  /* Receiver halted */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_PHY_INT" data-ref="_M/SMSC_INTR_PHY_INT">SMSC_INTR_PHY_INT</dfn>		(0x1UL &lt;&lt; 15)  /* PHY interrupt event */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_TXE" data-ref="_M/SMSC_INTR_TXE">SMSC_INTR_TXE</dfn>			(0x1UL &lt;&lt; 14)  /* Transmittor error */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_TDFU" data-ref="_M/SMSC_INTR_TDFU">SMSC_INTR_TDFU</dfn>			(0x1UL &lt;&lt; 13)  /* TX FIFO underrun */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_TDFO" data-ref="_M/SMSC_INTR_TDFO">SMSC_INTR_TDFO</dfn>			(0x1UL &lt;&lt; 12)  /* TX FIFO overrun */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_RXDF" data-ref="_M/SMSC_INTR_RXDF">SMSC_INTR_RXDF</dfn>			(0x1UL &lt;&lt; 11)  /* RX dropped frame */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SMSC_INTR_GPIOS" data-ref="_M/SMSC_INTR_GPIOS">SMSC_INTR_GPIOS</dfn>			0x000007FFUL</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* Phy MII interface register */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/SMSC_MII_WRITE" data-ref="_M/SMSC_MII_WRITE">SMSC_MII_WRITE</dfn>			(0x1UL &lt;&lt; 1)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/SMSC_MII_READ" data-ref="_M/SMSC_MII_READ">SMSC_MII_READ</dfn>			(0x0UL &lt;&lt; 1)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/SMSC_MII_BUSY" data-ref="_M/SMSC_MII_BUSY">SMSC_MII_BUSY</dfn>			(0x1UL &lt;&lt; 0)</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/* H/W checksum register */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SMSC_COE_CTRL_TX_EN" data-ref="_M/SMSC_COE_CTRL_TX_EN">SMSC_COE_CTRL_TX_EN</dfn>		(0x1UL &lt;&lt; 16)  /* Tx H/W csum enable */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/SMSC_COE_CTRL_RX_MODE" data-ref="_M/SMSC_COE_CTRL_RX_MODE">SMSC_COE_CTRL_RX_MODE</dfn>		(0x1UL &lt;&lt; 1)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SMSC_COE_CTRL_RX_EN" data-ref="_M/SMSC_COE_CTRL_RX_EN">SMSC_COE_CTRL_RX_EN</dfn>		(0x1UL &lt;&lt; 0)   /* Rx H/W csum enable */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/* Registers on the phy, accessed via MII/MDIO */</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/SMSC_PHY_INTR_STAT" data-ref="_M/SMSC_PHY_INTR_STAT">SMSC_PHY_INTR_STAT</dfn>		(29)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/SMSC_PHY_INTR_MASK" data-ref="_M/SMSC_PHY_INTR_MASK">SMSC_PHY_INTR_MASK</dfn>		(30)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/SMSC_PHY_INTR_ENERGY_ON" data-ref="_M/SMSC_PHY_INTR_ENERGY_ON">SMSC_PHY_INTR_ENERGY_ON</dfn>		(0x1U &lt;&lt; 7)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/SMSC_PHY_INTR_ANEG_COMP" data-ref="_M/SMSC_PHY_INTR_ANEG_COMP">SMSC_PHY_INTR_ANEG_COMP</dfn>		(0x1U &lt;&lt; 6)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SMSC_PHY_INTR_REMOTE_FAULT" data-ref="_M/SMSC_PHY_INTR_REMOTE_FAULT">SMSC_PHY_INTR_REMOTE_FAULT</dfn>	(0x1U &lt;&lt; 5)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/SMSC_PHY_INTR_LINK_DOWN" data-ref="_M/SMSC_PHY_INTR_LINK_DOWN">SMSC_PHY_INTR_LINK_DOWN</dfn>		(0x1U &lt;&lt; 4)</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* USB Vendor Requests */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/SMSC_UR_WRITE_REG" data-ref="_M/SMSC_UR_WRITE_REG">SMSC_UR_WRITE_REG</dfn>	0xA0</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SMSC_UR_READ_REG" data-ref="_M/SMSC_UR_READ_REG">SMSC_UR_READ_REG</dfn>	0xA1</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/SMSC_UR_GET_STATS" data-ref="_M/SMSC_UR_GET_STATS">SMSC_UR_GET_STATS</dfn>	0xA2</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SMSC_RX_LIST_CNT" data-ref="_M/SMSC_RX_LIST_CNT">SMSC_RX_LIST_CNT</dfn>	1</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/SMSC_TX_LIST_CNT" data-ref="_M/SMSC_TX_LIST_CNT">SMSC_TX_LIST_CNT</dfn>	1</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/SMSC_CONFIG_INDEX" data-ref="_M/SMSC_CONFIG_INDEX">SMSC_CONFIG_INDEX</dfn>	1	/* config number 1 */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/SMSC_IFACE_IDX" data-ref="_M/SMSC_IFACE_IDX">SMSC_IFACE_IDX</dfn>		0</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SMSC_ENDPT_RX" data-ref="_M/SMSC_ENDPT_RX">SMSC_ENDPT_RX</dfn>		0</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/SMSC_ENDPT_TX" data-ref="_M/SMSC_ENDPT_TX">SMSC_ENDPT_TX</dfn>		1</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/SMSC_ENDPT_INTR" data-ref="_M/SMSC_ENDPT_INTR">SMSC_ENDPT_INTR</dfn>		2</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/SMSC_ENDPT_MAX" data-ref="_M/SMSC_ENDPT_MAX">SMSC_ENDPT_MAX</dfn>		3</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/SMSC_MIN_BUFSZ" data-ref="_M/SMSC_MIN_BUFSZ">SMSC_MIN_BUFSZ</dfn>		2048</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/SMSC_MAX_BUFSZ" data-ref="_M/SMSC_MAX_BUFSZ">SMSC_MAX_BUFSZ</dfn>		18944</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#<span data-ppcond="32">endif</span>  /* _IF_SMSCREG_H_ */</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_smsc.c.html'>netbsd/sys/dev/usb/if_smsc.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
