#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f88818c2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x55f8881872d0_0 .var/i "__vunit_check_count", 31 0;
v0x55f888187e00_0 .var/str "__vunit_current_test";
v0x55f888188610_0 .var/i "__vunit_fail_count", 31 0;
v0x55f888189b70_0 .var/i "__vunit_test_done", 31 0;
S_0x55f8881842c0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x55f88818c2a0;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x55f8881872d0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x55f888188610_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x55f888188610_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x55f888182890 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x55f88818c2a0;
 .timescale 0 0;
v0x55f8881860f0_0 .var/i "failed", 31 0;
v0x55f888186d00_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x55f888186d00_0, 0, 32;
    %load/vec4 v0x55f888186d00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55f8881860f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x55f888186d00_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x55f888186d00_0 {0 0 0};
T_1.2 ;
    %end;
S_0x55f88818b790 .scope module, "async_fifo_fwft_writepast_tb" "async_fifo_fwft_writepast_tb" 4 4;
 .timescale -12 -12;
L_0x55f8881e5170 .functor AND 1, v0x55f8881d2030_0, L_0x55f8881e4e50, C4<1>, C4<1>;
v0x55f8881d1a70_0 .var/queue "data_queue", 8;
v0x55f8881d1b10_0 .var "data_rec", 7 0;
v0x55f8881d1bf0_0 .var "data_rec_out", 7 0;
v0x55f8881d1ce0_0 .net "empty", 0 0, L_0x55f8881e4f60;  1 drivers
v0x55f8881d1db0_0 .net "full", 0 0, L_0x55f8881e4600;  1 drivers
v0x55f8881d1ef0_0 .net "has_data", 0 0, L_0x55f8881e4e50;  1 drivers
v0x55f8881d1f90_0 .var "rd_allow", 0 0;
v0x55f8881d2030_0 .var "rd_allow_r", 0 0;
v0x55f8881d20d0_0 .var "rd_clk", 0 0;
v0x55f8881d2170_0 .net "rd_data", 7 0, L_0x55f8881e5060;  1 drivers
v0x55f8881d2230_0 .net "rd_en", 0 0, L_0x55f8881e5170;  1 drivers
v0x55f8881d2300_0 .var "rd_en_d1", 0 0;
v0x55f8881d23a0_0 .var "rst", 0 0;
v0x55f8881d2440_0 .var "wr_allow", 0 0;
v0x55f8881d24e0_0 .var "wr_allow_r", 0 0;
v0x55f8881d25a0_0 .var "wr_clk", 0 0;
v0x55f8881d2640_0 .var "wr_data", 7 0;
v0x55f8881d2700_0 .net "wr_en", 0 0, v0x55f8881d24e0_0;  1 drivers
v0x55f8881d27f0_0 .var "wr_expect", 0 0;
v0x55f8881d28b0_0 .var "wr_expect_r", 0 0;
v0x55f8881d2970_0 .var/i "write_count", 31 0;
S_0x55f8881b9e20 .scope module, "DUT" "async_fifo_fwft" 4 33, 5 12 0, S_0x55f88818b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /OUTPUT 1 "full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "has_data";
    .port_info 9 /OUTPUT 8 "rd_data";
P_0x55f8881ba020 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x55f8881ba060 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x55f8881ba0a0 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000001000>;
L_0x55f8881e4ae0 .functor NOT 1, v0x55f8881d06a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f8881e4b50 .functor AND 1, L_0x55f8881d32a0, L_0x55f8881e4ae0, C4<1>, C4<1>;
L_0x55f8881e4c10 .functor AND 1, L_0x55f8881d32a0, L_0x55f8881e5170, C4<1>, C4<1>;
L_0x55f8881e4d10 .functor OR 1, L_0x55f8881e4b50, L_0x55f8881e4c10, C4<0>, C4<0>;
L_0x55f8881e4e50 .functor BUFZ 1, v0x55f8881d06a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f8881e4f60 .functor NOT 1, v0x55f8881d06a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f8881e5060 .functor BUFZ 8, v0x55f8881ce670_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55f8881d03d0_0 .net *"_ivl_0", 0 0, L_0x55f8881e4ae0;  1 drivers
v0x55f8881d04d0_0 .net *"_ivl_2", 0 0, L_0x55f8881e4b50;  1 drivers
v0x55f8881d05b0_0 .net *"_ivl_4", 0 0, L_0x55f8881e4c10;  1 drivers
v0x55f8881d06a0_0 .var "data_in_reg", 0 0;
v0x55f8881d0760_0 .net "empty", 0 0, L_0x55f8881e4f60;  alias, 1 drivers
v0x55f8881d0820_0 .net "empty_i", 0 0, L_0x55f8881d2f90;  1 drivers
v0x55f8881d08c0_0 .net "full", 0 0, L_0x55f8881e4600;  alias, 1 drivers
v0x55f8881d0990_0 .net "has_data", 0 0, L_0x55f8881e4e50;  alias, 1 drivers
v0x55f8881d0a30_0 .net "has_data_i", 0 0, L_0x55f8881d32a0;  1 drivers
v0x55f8881d0b90_0 .net "rd_clk", 0 0, v0x55f8881d20d0_0;  1 drivers
v0x55f8881d0c30_0 .net "rd_data", 7 0, L_0x55f8881e5060;  alias, 1 drivers
v0x55f8881d0cd0_0 .net "rd_data_i", 7 0, v0x55f8881ce670_0;  1 drivers
v0x55f8881d0d90_0 .net "rd_en", 0 0, L_0x55f8881e5170;  alias, 1 drivers
v0x55f8881d0e30_0 .net "rd_en_i", 0 0, L_0x55f8881e4d10;  1 drivers
v0x55f8881d0f00_0 .var "rd_rst", 0 0;
v0x55f8881d0fa0_0 .var "rd_rst_cnt", 2 0;
v0x55f8881d1080_0 .net "rst", 0 0, v0x55f8881d23a0_0;  1 drivers
v0x55f8881d1120_0 .net "wr_clk", 0 0, v0x55f8881d25a0_0;  1 drivers
v0x55f8881d11c0_0 .net "wr_data", 7 0, v0x55f8881d2640_0;  1 drivers
v0x55f8881d1280_0 .net "wr_en", 0 0, v0x55f8881d24e0_0;  alias, 1 drivers
S_0x55f8881ba2e0 .scope module, "FIFO_INST" "async_fifo" 5 40, 6 11 0, S_0x55f8881b9e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x55f888191f20 .param/l "ADDR_WIDTH" 0 6 13, +C4<00000000000000000000000000000100>;
P_0x55f888191f60 .param/l "DATA_WIDTH" 0 6 12, +C4<00000000000000000000000000001000>;
P_0x55f888191fa0 .param/l "DEPTH" 1 6 43, +C4<00000000000000000000000000010000>;
P_0x55f888191fe0 .param/str "RAM_TYPE" 1 6 45, "DISTRIBUTED";
P_0x55f888192020 .param/l "RESERVE" 0 6 14, +C4<00000000000000000000000000001000>;
L_0x55f888187170 .functor NOT 1, v0x55f8881ceed0_0, C4<0>, C4<0>, C4<0>;
L_0x55f8881e39f0 .functor XOR 1, L_0x55f8881e3f30, L_0x55f8881e3fd0, C4<0>, C4<0>;
L_0x55f888187ca0 .functor AND 1, L_0x55f8881e3d60, L_0x55f8881e39f0, C4<1>, C4<1>;
L_0x55f888188470 .functor OR 1, v0x55f8881bdf00_0, v0x55f8881cfc80_0, C4<0>, C4<0>;
L_0x55f888189a10 .functor NOT 1, L_0x55f8881e4200, C4<0>, C4<0>, C4<0>;
L_0x55f88818a1b0 .functor AND 1, v0x55f8881d24e0_0, L_0x55f888189a10, C4<1>, C4<1>;
L_0x55f8881e49d0 .functor AND 1, L_0x55f8881e4d10, L_0x55f8881e4930, C4<1>, C4<1>;
L_0x7fb7b1716018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f8881bc4a0_0 .net/2u *"_ivl_10", 0 0, L_0x7fb7b1716018;  1 drivers
v0x55f8881bc5a0_0 .net *"_ivl_14", 0 0, L_0x55f8881d3160;  1 drivers
L_0x7fb7b1716060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f8881bc660_0 .net/2u *"_ivl_16", 0 0, L_0x7fb7b1716060;  1 drivers
v0x55f8881bc750_0 .net *"_ivl_18", 0 0, L_0x55f888187170;  1 drivers
L_0x7fb7b17160a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55f8881bc830_0 .net/2u *"_ivl_24", 31 0, L_0x7fb7b17160a8;  1 drivers
L_0x7fb7b17160f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f8881bc960_0 .net/2u *"_ivl_26", 0 0, L_0x7fb7b17160f0;  1 drivers
v0x55f8881bca40_0 .net *"_ivl_28", 5 0, L_0x55f8881e35d0;  1 drivers
v0x55f8881bcb20_0 .net *"_ivl_30", 31 0, L_0x55f8881e3770;  1 drivers
L_0x7fb7b1716138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f8881bcc00_0 .net *"_ivl_33", 25 0, L_0x7fb7b1716138;  1 drivers
v0x55f8881bcce0_0 .net *"_ivl_34", 31 0, L_0x55f8881e38b0;  1 drivers
v0x55f8881bcdc0_0 .net *"_ivl_39", 3 0, L_0x55f8881e3b50;  1 drivers
v0x55f8881bcea0_0 .net *"_ivl_41", 3 0, L_0x55f8881e3c70;  1 drivers
v0x55f8881bcf80_0 .net *"_ivl_42", 0 0, L_0x55f8881e3d60;  1 drivers
v0x55f8881bd040_0 .net *"_ivl_45", 0 0, L_0x55f8881e3f30;  1 drivers
v0x55f8881bd120_0 .net *"_ivl_47", 0 0, L_0x55f8881e3fd0;  1 drivers
v0x55f8881bd200_0 .net *"_ivl_48", 0 0, L_0x55f8881e39f0;  1 drivers
v0x55f8881bd2c0_0 .net *"_ivl_51", 0 0, L_0x55f888187ca0;  1 drivers
L_0x7fb7b1716180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f8881bd380_0 .net/2u *"_ivl_52", 0 0, L_0x7fb7b1716180;  1 drivers
L_0x7fb7b17161c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f8881bd460_0 .net/2u *"_ivl_54", 0 0, L_0x7fb7b17161c8;  1 drivers
v0x55f8881bd540_0 .net *"_ivl_58", 31 0, L_0x55f8881e4390;  1 drivers
L_0x7fb7b1716210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f8881bd620_0 .net *"_ivl_61", 25 0, L_0x7fb7b1716210;  1 drivers
L_0x7fb7b1716258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55f8881bd700_0 .net/2u *"_ivl_62", 31 0, L_0x7fb7b1716258;  1 drivers
v0x55f8881bd7e0_0 .net *"_ivl_64", 0 0, L_0x55f8881e4070;  1 drivers
L_0x7fb7b17162a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f8881bd8a0_0 .net/2u *"_ivl_66", 0 0, L_0x7fb7b17162a0;  1 drivers
v0x55f8881bd980_0 .net *"_ivl_68", 0 0, L_0x55f888188470;  1 drivers
v0x55f8881bda60_0 .net *"_ivl_72", 0 0, L_0x55f888189a10;  1 drivers
v0x55f8881bdb40_0 .net *"_ivl_77", 0 0, L_0x55f8881e4930;  1 drivers
v0x55f8881bdc00_0 .net *"_ivl_8", 0 0, L_0x55f8881d2e40;  1 drivers
v0x55f8881bdcc0_0 .net "empty", 0 0, L_0x55f8881d2f90;  alias, 1 drivers
v0x55f8881bdd80_0 .net "full", 0 0, L_0x55f8881e4600;  alias, 1 drivers
v0x55f8881bde40_0 .net "full_i", 0 0, L_0x55f8881e4200;  1 drivers
v0x55f8881bdf00_0 .var "full_reg", 0 0;
v0x55f8881bdfc0_0 .net "has_data", 0 0, L_0x55f8881d32a0;  alias, 1 drivers
v0x55f8881be290_0 .net "occup", 4 0, L_0x55f8881d34d0;  1 drivers
v0x55f8881be370 .array "ram", 0 15, 7 0;
v0x55f8881ce5d0_0 .net "rd_clk", 0 0, v0x55f8881d20d0_0;  alias, 1 drivers
v0x55f8881ce670_0 .var "rd_data", 7 0;
v0x55f8881ce730_0 .net "rd_en", 0 0, L_0x55f8881e4d10;  alias, 1 drivers
v0x55f8881ce7f0_0 .net "rd_en_i", 0 0, L_0x55f8881e49d0;  1 drivers
v0x55f8881ce8b0_0 .var "rd_ptr", 4 0;
v0x55f8881ce990_0 .net "rd_ptr_dec", 4 0, L_0x55f8881d2d10;  1 drivers
v0x55f8881cea70_0 .net "rd_ptr_gray", 4 0, L_0x55f8881d2b10;  1 drivers
v0x55f8881ceb50_0 .var "rd_ptr_gray_r", 4 0;
v0x55f8881cec30_0 .var "rd_ptr_s1", 4 0;
v0x55f8881ced10_0 .var "rd_ptr_s2", 4 0;
v0x55f8881cedf0_0 .var "rd_ptr_sync", 4 0;
v0x55f8881ceed0_0 .var "rd_rst", 0 0;
v0x55f8881cef90_0 .var "rd_rst_cnt", 2 0;
v0x55f8881cf070_0 .net "rst", 0 0, v0x55f8881d23a0_0;  alias, 1 drivers
v0x55f8881cf110_0 .net "rst_sr", 0 0, v0x55f8881bada0_0;  1 drivers
v0x55f8881cf1e0_0 .net "rst_sw", 0 0, v0x55f8881bb770_0;  1 drivers
v0x55f8881cf2b0_0 .net "space", 5 0, L_0x55f8881e3a60;  1 drivers
v0x55f8881cf350_0 .net "wr_clk", 0 0, v0x55f8881d25a0_0;  alias, 1 drivers
v0x55f8881cf420_0 .net "wr_data", 7 0, v0x55f8881d2640_0;  alias, 1 drivers
v0x55f8881cf4e0_0 .net "wr_en", 0 0, v0x55f8881d24e0_0;  alias, 1 drivers
v0x55f8881cf5a0_0 .net "wr_en_i", 0 0, L_0x55f88818a1b0;  1 drivers
v0x55f8881cf660_0 .var "wr_ptr", 4 0;
v0x55f8881cf740_0 .net "wr_ptr_dec", 4 0, L_0x55f8881d2c10;  1 drivers
v0x55f8881cf820_0 .net "wr_ptr_gray", 4 0, L_0x55f8881d2a50;  1 drivers
v0x55f8881cf900_0 .var "wr_ptr_gray_r", 4 0;
v0x55f8881cf9e0_0 .var "wr_ptr_s1", 4 0;
v0x55f8881cfac0_0 .var "wr_ptr_s2", 4 0;
v0x55f8881cfba0_0 .var "wr_ptr_sync", 4 0;
v0x55f8881cfc80_0 .var "wr_rst", 0 0;
v0x55f8881cfd40_0 .var "wr_rst_cnt", 2 0;
E_0x55f8881383f0 .event posedge, v0x55f88818a350_0;
E_0x55f888139ec0 .event posedge, v0x55f8881bb580_0;
L_0x55f8881d2a50 .ufunc/vec4 TD_async_fifo_fwft_writepast_tb.DUT.FIFO_INST.binary2gray, 5, v0x55f8881cf660_0 (v0x55f8881bbf00_0) S_0x55f8881bbb60;
L_0x55f8881d2b10 .ufunc/vec4 TD_async_fifo_fwft_writepast_tb.DUT.FIFO_INST.binary2gray, 5, v0x55f8881ce8b0_0 (v0x55f8881bbf00_0) S_0x55f8881bbb60;
L_0x55f8881d2c10 .ufunc/vec4 TD_async_fifo_fwft_writepast_tb.DUT.FIFO_INST.gray2binary, 5, v0x55f8881cfac0_0 (v0x55f8881bc3b0_0) S_0x55f8881bbff0;
L_0x55f8881d2d10 .ufunc/vec4 TD_async_fifo_fwft_writepast_tb.DUT.FIFO_INST.gray2binary, 5, v0x55f8881ced10_0 (v0x55f8881bc3b0_0) S_0x55f8881bbff0;
L_0x55f8881d2e40 .cmp/eq 5, v0x55f8881ce8b0_0, v0x55f8881cfba0_0;
L_0x55f8881d2f90 .functor MUXZ 1, v0x55f8881ceed0_0, L_0x7fb7b1716018, L_0x55f8881d2e40, C4<>;
L_0x55f8881d3160 .cmp/eq 5, v0x55f8881ce8b0_0, v0x55f8881cfba0_0;
L_0x55f8881d32a0 .functor MUXZ 1, L_0x55f888187170, L_0x7fb7b1716060, L_0x55f8881d3160, C4<>;
L_0x55f8881d34d0 .arith/sub 5, v0x55f8881cf660_0, v0x55f8881cedf0_0;
L_0x55f8881e35d0 .concat [ 5 1 0 0], L_0x55f8881d34d0, L_0x7fb7b17160f0;
L_0x55f8881e3770 .concat [ 6 26 0 0], L_0x55f8881e35d0, L_0x7fb7b1716138;
L_0x55f8881e38b0 .arith/sub 32, L_0x7fb7b17160a8, L_0x55f8881e3770;
L_0x55f8881e3a60 .part L_0x55f8881e38b0, 0, 6;
L_0x55f8881e3b50 .part v0x55f8881cf660_0, 0, 4;
L_0x55f8881e3c70 .part v0x55f8881cedf0_0, 0, 4;
L_0x55f8881e3d60 .cmp/eq 4, L_0x55f8881e3b50, L_0x55f8881e3c70;
L_0x55f8881e3f30 .part v0x55f8881cf660_0, 4, 1;
L_0x55f8881e3fd0 .part v0x55f8881cedf0_0, 4, 1;
L_0x55f8881e4200 .functor MUXZ 1, L_0x7fb7b17161c8, L_0x7fb7b1716180, L_0x55f888187ca0, C4<>;
L_0x55f8881e4390 .concat [ 6 26 0 0], L_0x55f8881e3a60, L_0x7fb7b1716210;
L_0x55f8881e4070 .cmp/ge 32, L_0x7fb7b1716258, L_0x55f8881e4390;
L_0x55f8881e4600 .functor MUXZ 1, L_0x55f888188470, L_0x7fb7b17162a0, L_0x55f8881e4070, C4<>;
L_0x55f8881e4930 .reduce/nor L_0x55f8881d2f90;
S_0x55f8881ba880 .scope module, "SYNC_RR" "sync_reg" 6 38, 7 7 0, S_0x55f8881ba2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55f88818a7d0 .param/l "RST_ST" 0 7 9, +C4<00000000000000000000000000000001>;
P_0x55f88818a810 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000001>;
v0x55f88818a350_0 .net "clk", 0 0, v0x55f8881d20d0_0;  alias, 1 drivers
v0x55f8881bacc0_0 .net "din", 0 0, v0x55f8881d23a0_0;  alias, 1 drivers
v0x55f8881bada0_0 .var "dout", 0 0;
v0x55f8881bae90_0 .net "rst", 0 0, v0x55f8881d23a0_0;  alias, 1 drivers
v0x55f8881baf60_0 .var "sync_r1", 0 0;
v0x55f8881bb070_0 .var "sync_r2", 0 0;
E_0x55f888139930 .event posedge, v0x55f8881bacc0_0, v0x55f88818a350_0;
S_0x55f8881bb1d0 .scope module, "SYNC_WR" "sync_reg" 6 32, 7 7 0, S_0x55f8881ba2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55f8881baad0 .param/l "RST_ST" 0 7 9, +C4<00000000000000000000000000000001>;
P_0x55f8881bab10 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000001>;
v0x55f8881bb580_0 .net "clk", 0 0, v0x55f8881d25a0_0;  alias, 1 drivers
v0x55f8881bb660_0 .net "din", 0 0, v0x55f8881d23a0_0;  alias, 1 drivers
v0x55f8881bb770_0 .var "dout", 0 0;
v0x55f8881bb830_0 .net "rst", 0 0, v0x55f8881d23a0_0;  alias, 1 drivers
v0x55f8881bb8d0_0 .var "sync_r1", 0 0;
v0x55f8881bba00_0 .var "sync_r2", 0 0;
E_0x55f88813a920 .event posedge, v0x55f8881bacc0_0, v0x55f8881bb580_0;
S_0x55f8881bbb60 .scope function.vec4.s5, "binary2gray" "binary2gray" 6 83, 6 83 0, S_0x55f8881ba2e0;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x55f8881bbb60
v0x55f8881bbe20_0 .var/i "i", 31 0;
v0x55f8881bbf00_0 .var "input_value", 4 0;
TD_async_fifo_fwft_writepast_tb.DUT.FIFO_INST.binary2gray ;
    %load/vec4 v0x55f8881bbf00_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f8881bbe20_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x55f8881bbe20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x55f8881bbf00_0;
    %load/vec4 v0x55f8881bbe20_0;
    %part/s 1;
    %load/vec4 v0x55f8881bbf00_0;
    %load/vec4 v0x55f8881bbe20_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x55f8881bbe20_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x55f8881bbe20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f8881bbe20_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x55f8881bbff0 .scope function.vec4.s5, "gray2binary" "gray2binary" 6 93, 6 93 0, S_0x55f8881ba2e0;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x55f8881bbff0
v0x55f8881bc2d0_0 .var/i "i", 31 0;
v0x55f8881bc3b0_0 .var "input_value", 4 0;
TD_async_fifo_fwft_writepast_tb.DUT.FIFO_INST.gray2binary ;
    %load/vec4 v0x55f8881bc3b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55f8881bc2d0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x55f8881bc2d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x55f8881bc3b0_0;
    %load/vec4 v0x55f8881bc2d0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x55f8881bc2d0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x55f8881bc2d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x55f8881bc2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55f8881bc2d0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x55f8881d1450 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 152, 4 152 0, S_0x55f88818b790;
 .timescale -12 -12;
S_0x55f8881d1650 .scope begin, "completion_thread" "completion_thread" 4 167, 4 167 0, S_0x55f8881d1450;
 .timescale -12 -12;
E_0x55f88813c460 .event anyedge, v0x55f888189b70_0;
S_0x55f8881d1870 .scope begin, "timeout_thread" "timeout_thread" 4 154, 4 154 0, S_0x55f8881d1450;
 .timescale -12 -12;
    .scope S_0x55f88818c2a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f8881872d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f888188610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f888189b70_0, 0, 32;
    %pushi/str "";
    %store/str v0x55f888187e00_0;
    %end;
    .thread T_4, $init;
    .scope S_0x55f8881bb1d0;
T_5 ;
    %wait E_0x55f88813a920;
    %load/vec4 v0x55f8881bb830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881bb8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881bba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881bb770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f8881bb660_0;
    %assign/vec4 v0x55f8881bb8d0_0, 0;
    %load/vec4 v0x55f8881bb8d0_0;
    %assign/vec4 v0x55f8881bba00_0, 0;
    %load/vec4 v0x55f8881bba00_0;
    %assign/vec4 v0x55f8881bb770_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f8881ba880;
T_6 ;
    %wait E_0x55f888139930;
    %load/vec4 v0x55f8881bae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881baf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881bb070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881bada0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f8881bacc0_0;
    %assign/vec4 v0x55f8881baf60_0, 0;
    %load/vec4 v0x55f8881baf60_0;
    %assign/vec4 v0x55f8881bb070_0, 0;
    %load/vec4 v0x55f8881bb070_0;
    %assign/vec4 v0x55f8881bada0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f8881ba2e0;
T_7 ;
    %wait E_0x55f8881383f0;
    %load/vec4 v0x55f8881ceed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cf9e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cfac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cfba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881ceb50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f8881cea70_0;
    %assign/vec4 v0x55f8881ceb50_0, 0;
    %load/vec4 v0x55f8881cf900_0;
    %assign/vec4 v0x55f8881cf9e0_0, 0;
    %load/vec4 v0x55f8881cf9e0_0;
    %assign/vec4 v0x55f8881cfac0_0, 0;
    %load/vec4 v0x55f8881cf740_0;
    %assign/vec4 v0x55f8881cfba0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f8881ba2e0;
T_8 ;
    %wait E_0x55f888139ec0;
    %load/vec4 v0x55f8881cfc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cec30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881ced10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cedf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cf900_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f8881cf820_0;
    %assign/vec4 v0x55f8881cf900_0, 0;
    %load/vec4 v0x55f8881ceb50_0;
    %assign/vec4 v0x55f8881cec30_0, 0;
    %load/vec4 v0x55f8881cec30_0;
    %assign/vec4 v0x55f8881ced10_0, 0;
    %load/vec4 v0x55f8881ce990_0;
    %assign/vec4 v0x55f8881cedf0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f8881ba2e0;
T_9 ;
    %wait E_0x55f888139ec0;
    %load/vec4 v0x55f8881cfc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881bdf00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881bdf00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f8881ba2e0;
T_10 ;
    %wait E_0x55f888139ec0;
    %load/vec4 v0x55f8881cf1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f8881cfd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881cfc80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f8881cfd40_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55f8881cfd40_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55f8881cfd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881cfc80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881cfc80_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f8881ba2e0;
T_11 ;
    %wait E_0x55f888139ec0;
    %load/vec4 v0x55f8881cfc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881cf660_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f8881cf4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x55f8881bde40_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55f8881cf660_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f8881cf660_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f8881ba2e0;
T_12 ;
    %wait E_0x55f888139ec0;
    %load/vec4 v0x55f8881cf5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f8881cf420_0;
    %load/vec4 v0x55f8881cf660_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f8881be370, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f8881ba2e0;
T_13 ;
    %wait E_0x55f8881383f0;
    %load/vec4 v0x55f8881cf110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f8881cef90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881ceed0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f8881cef90_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55f8881cef90_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55f8881cef90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881ceed0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881ceed0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f8881ba2e0;
T_14 ;
    %wait E_0x55f8881383f0;
    %load/vec4 v0x55f8881ceed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f8881ce8b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f8881ce730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x55f8881bdcc0_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55f8881ce8b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f8881ce8b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f8881ba2e0;
T_15 ;
    %wait E_0x55f8881383f0;
    %load/vec4 v0x55f8881ce7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55f8881ce8b0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f8881be370, 4;
    %assign/vec4 v0x55f8881ce670_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f8881b9e20;
T_16 ;
    %wait E_0x55f888139930;
    %load/vec4 v0x55f8881d1080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f8881d0fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d0f00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f8881d0fa0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f8881d0fa0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55f8881d0fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d0f00_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d0f00_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f8881b9e20;
T_17 ;
    %wait E_0x55f8881383f0;
    %load/vec4 v0x55f8881d0f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d06a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f8881d0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55f8881d0a30_0;
    %assign/vec4 v0x55f8881d06a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55f8881d0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d06a0_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f88818b790;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8881d25a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8881d20d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f8881d2970_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_0x55f88818b790;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x55f8881d20d0_0;
    %nor/r;
    %assign/vec4 v0x55f8881d20d0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f88818b790;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v0x55f8881d25a0_0;
    %nor/r;
    %assign/vec4 v0x55f8881d25a0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f88818b790;
T_21 ;
    %wait E_0x55f888139ec0;
    %load/vec4 v0x55f8881d2440_0;
    %assign/vec4 v0x55f8881d24e0_0, 0;
    %load/vec4 v0x55f8881d27f0_0;
    %assign/vec4 v0x55f8881d28b0_0, 0;
    %load/vec4 v0x55f8881d23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f8881d2640_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f8881d2700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55f8881d1db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1179995212, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %pushi/vec4 1313821728, 0, 32; draw_string_vec4
    %pushi/vec4 1718971500, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %vpi_call/w 4 55 "$display", "Input data was %d  while %s", v0x55f8881d2640_0, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55f8881d2640_0;
    %store/vec4 v0x55f8881d1b10_0, 0, 8;
    %load/vec4 v0x55f8881d28b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x55f8881d1b10_0;
    %store/qb/v v0x55f8881d1a70_0, 4, 8;
T_21.6 ;
    %load/vec4 v0x55f8881d2970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f8881d2970_0, 0, 32;
    %load/vec4 v0x55f8881d2640_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f8881d2640_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f88818b790;
T_22 ;
    %wait E_0x55f8881383f0;
    %load/vec4 v0x55f8881d2230_0;
    %assign/vec4 v0x55f8881d2300_0, 0;
    %load/vec4 v0x55f8881d1f90_0;
    %assign/vec4 v0x55f8881d2030_0, 0;
    %load/vec4 v0x55f8881d2230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_func 4 69 "$size" 32, v0x55f8881d1a70_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %vpi_call/w 4 70 "$display", "NO DATA IN RECORD QUEUE" {0 0 0};
    %load/vec4 v0x55f8881872d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f8881872d0_0, 0, 32;
    %load/vec4 v0x55f8881d2170_0;
    %cmpi/ne 255, 255, 8;
    %jmp/0xz  T_22.4, 6;
    %vpi_call/w 4 75 "$display", "\000" {0 0 0};
    %vpi_call/w 4 76 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 77 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/write_past_fwft/async_fifo_fwft_writepast_tb.sv", 32'sb00000000000000000000000001000111 {0 0 0};
    %vpi_call/w 4 78 "$display", "  Test: %s", v0x55f888187e00_0 {0 0 0};
    %vpi_call/w 4 79 "$display", "  Expected: %0d (0x%0h)", 8'bxxxxxxxx, 8'bxxxxxxxx {0 0 0};
    %vpi_call/w 4 80 "$display", "  Actual:   %0d (0x%0h)", v0x55f8881d2170_0, v0x55f8881d2170_0 {0 0 0};
    %vpi_call/w 4 81 "$display", "\000" {0 0 0};
    %load/vec4 v0x55f888188610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f888188610_0, 0, 32;
T_22.4 ;
    %jmp T_22.3;
T_22.2 ;
    %qpop/f/v v0x55f8881d1a70_0, 8;
    %store/vec4 v0x55f8881d1bf0_0, 0, 8;
    %load/vec4 v0x55f8881d1bf0_0;
    %load/vec4 v0x55f8881d2170_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.6, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19777, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5522248, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_22.7, 8;
T_22.6 ; End of true expr.
    %pushi/vec4 1313808461, 0, 32; draw_string_vec4
    %pushi/vec4 1096041288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 555819297, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2171169, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_22.7, 8;
 ; End of false expr.
    %blend;
T_22.7;
    %vpi_call/w 4 74 "$display", "Output data was %d, %s", v0x55f8881d2170_0, S<0,vec4,u120> {1 0 0};
    %load/vec4 v0x55f8881872d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f8881872d0_0, 0, 32;
    %load/vec4 v0x55f8881d1bf0_0;
    %load/vec4 v0x55f8881d2170_0;
    %cmp/ne;
    %jmp/0xz  T_22.8, 6;
    %vpi_call/w 4 79 "$display", "\000" {0 0 0};
    %vpi_call/w 4 80 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 81 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/write_past_fwft/async_fifo_fwft_writepast_tb.sv", 32'sb00000000000000000000000001001011 {0 0 0};
    %vpi_call/w 4 82 "$display", "  Test: %s", v0x55f888187e00_0 {0 0 0};
    %vpi_call/w 4 83 "$display", "  Expected: %0d (0x%0h)", v0x55f8881d1bf0_0, v0x55f8881d1bf0_0 {0 0 0};
    %vpi_call/w 4 84 "$display", "  Actual:   %0d (0x%0h)", v0x55f8881d2170_0, v0x55f8881d2170_0 {0 0 0};
    %vpi_call/w 4 85 "$display", "\000" {0 0 0};
    %load/vec4 v0x55f888188610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f888188610_0, 0, 32;
T_22.8 ;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f88818b790;
T_23 ;
    %pushi/str "Write-Past";
    %store/str v0x55f888187e00_0;
    %vpi_call/w 4 84 "$display", "\000" {0 0 0};
    %vpi_call/w 4 85 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 86 "$display", "  TEST CASE: %s", "Write-Past" {0 0 0};
    %vpi_call/w 4 87 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 88 "$display", "\000" {0 0 0};
    %vpi_call/w 4 83 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 84 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d1f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d27f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d23a0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d23a0_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 100 "$display", "----STARTING THE TESTBENCH-----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d2440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d27f0_0, 0;
    %pushi/vec4 17, 0, 32;
T_23.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.5, 5;
    %jmp/1 T_23.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.4;
T_23.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d27f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_23.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.7, 5;
    %jmp/1 T_23.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.6;
T_23.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d2440_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.9, 5;
    %jmp/1 T_23.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.8;
T_23.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d1f90_0, 0;
    %pushi/vec4 100, 0, 32;
T_23.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.11, 5;
    %jmp/1 T_23.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.10;
T_23.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d1f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d2440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d27f0_0, 0;
    %pushi/vec4 17, 0, 32;
T_23.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.13, 5;
    %jmp/1 T_23.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.12;
T_23.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d27f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_23.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.15, 5;
    %jmp/1 T_23.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.14;
T_23.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8881d2440_0, 0;
    %pushi/vec4 20, 0, 32;
T_23.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.17, 5;
    %jmp/1 T_23.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.16;
T_23.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f8881d1f90_0, 0;
    %pushi/vec4 100, 0, 32;
T_23.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.19, 5;
    %jmp/1 T_23.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f888139ec0;
    %jmp T_23.18;
T_23.19 ;
    %pop/vec4 1;
    %delay 5000000, 0;
    %load/vec4 v0x55f8881872d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f8881872d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f888189b70_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x55f88818b790;
T_24 ;
    %fork t_1, S_0x55f8881d1450;
    %jmp t_0;
    .scope S_0x55f8881d1450;
t_1 ;
    %fork t_3, S_0x55f8881d1450;
    %fork t_4, S_0x55f8881d1450;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %fork t_6, S_0x55f8881d1870;
    %jmp t_5;
    .scope S_0x55f8881d1870;
t_6 ;
    %delay 1410065408, 2;
    %load/vec4 v0x55f888189b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %vpi_call/w 4 157 "$display", "\000" {0 0 0};
    %vpi_call/w 4 158 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 159 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 160 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x55f888188610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f888188610_0, 0, 32;
    %alloc S_0x55f8881842c0;
    %fork TD_$unit.__vunit_print_summary, S_0x55f8881842c0;
    %join;
    %free S_0x55f8881842c0;
    %alloc S_0x55f888182890;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f8881860f0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55f888182890;
    %join;
    %free S_0x55f888182890;
    %vpi_call/w 4 164 "$finish" {0 0 0};
T_24.0 ;
    %end;
    .scope S_0x55f8881d1450;
t_5 %join;
    %end;
t_4 ;
    %fork t_8, S_0x55f8881d1650;
    %jmp t_7;
    .scope S_0x55f8881d1650;
t_8 ;
T_24.2 ;
    %load/vec4 v0x55f888189b70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.3, 6;
    %wait E_0x55f88813c460;
    %jmp T_24.2;
T_24.3 ;
    %disable S_0x55f8881d1870;
    %alloc S_0x55f8881842c0;
    %fork TD_$unit.__vunit_print_summary, S_0x55f8881842c0;
    %join;
    %free S_0x55f8881842c0;
    %alloc S_0x55f888182890;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f888188610_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55f8881860f0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55f888182890;
    %join;
    %free S_0x55f888182890;
    %vpi_call/w 4 172 "$finish" {0 0 0};
    %end;
    .scope S_0x55f8881d1450;
t_7 %join;
    %end;
    .scope S_0x55f8881d1450;
t_2 ;
    %end;
    .scope S_0x55f88818b790;
t_0 %join;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/write_past_fwft/async_fifo_fwft_writepast_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo_fwft.v";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
