[{"commit":{"message":"Allow x1 as Rs"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"bcc6bc980688c75132703f6e82a8b67cb151d311"}]