# Verilog_learning_note

ä»¥ä¸‹æ˜¯åœ¨MacOSï¼Œç”¨VScodeå¯«verilogçš„éƒ¨åˆ†ï¼Œå‰é¢è¦è£ä¸€äº›å¥—ä»¶æ‰èƒ½ç”¨ã€‚
åƒè€ƒé€™å€‹æ–‡ç« å¯ä»¥æŠŠverilogçš„ç’°å¢ƒç”¨å¥½

## ä¸‹è¼‰åƒè€ƒè³‡æ–™
verilog æç¤ºå­—ï¼š[åœ¨ VSCode ä¸Šä½¿ç”¨ Verilog é–‹ç™¼ä¸¦æ¨¡æ“¬ç¡¬é«”](https://hkt999.medium.com/åœ¨-vscode-ä¸Šä½¿ç”¨-verilog-é–‹ç™¼ä¸¦æ¨¡æ“¬ç¡¬é«”-f915735e47b0)

gtkwaveï¼š[Macbook M1ä½¿ç”¨vscode+iverilog+gtkwaveå®ç°Verilogä»£ç çš„ç¼–è¯‘ä¸è¿è¡Œ](https://blog.csdn.net/qq_62561876/article/details/133901907)

ä¸‰å€‹æ­¥é©Ÿç·¨è­¯åŸ·è¡Œï¼š
1. `iverilog -o [ä½ çš„æª”æ¡ˆ1.out][ä½ çš„æª”æ¡ˆ.v]`
2. `vvp [ä½ çš„æª”æ¡ˆ1.out]`
3. `gtkwave [ä½ çš„æª”æ¡ˆ.vcd]`

### testfile æ˜¯æˆ‘çš„æ¨¡æ¿ï¼Œand_gate.v å’Œ tb.v æ˜¯ä¸€çµ„çš„æ¸¬è©¦ï¼Œtest.væ˜¯è‡ªå·±ä¸€çµ„æŠŠtbå¯«åœ¨è£¡é¢çš„

ä¹‹å¾ŒæœƒæŠŠè‡ªå·±å¯«çš„æ±è¥¿æ”¾ä¸Šä¾†ğŸ’ª
