void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , 0x10000000 ) ;\r\nF_3 () ;\r\nF_2 ( V_2 , 0x00000000 ) ;\r\nF_2 ( V_3 , 0xFFFF0000 ) ;\r\nF_2 ( V_4 , 0xFFFF0000 ) ;\r\n}\r\nunsigned long T_1 F_4 ( unsigned long V_5 )\r\n{\r\nunsigned long V_6 , V_7 , V_8 ;\r\nT_2 V_9 ;\r\nV_6 = V_10 ;\r\nV_9 = 0 ;\r\nV_7 = V_11 ;\r\nif ( V_12 )\r\nreturn 0 ;\r\nwhile ( V_7 >= V_13 ) {\r\nT_3 * V_14 ;\r\nunsigned long V_15 = V_9 | V_16 | V_17 | V_18 ;\r\nV_14 = F_5 ( F_6 ( F_7 ( V_6 ) , V_6 ) , V_6 ) ;\r\nF_8 ( * V_14 ++ ) = V_15 ;\r\nF_8 ( * V_14 ++ ) = V_15 ;\r\nF_8 ( * V_14 ++ ) = V_15 ;\r\nF_8 ( * V_14 ++ ) = V_15 ;\r\nV_6 += V_13 ;\r\nV_9 += V_13 ;\r\nV_7 -= V_13 ;\r\n}\r\nwhile ( V_7 >= V_19 ) {\r\nT_3 * V_14 ;\r\nunsigned long V_15 = V_9 | V_20 | V_17 | V_18 ;\r\nV_14 = F_5 ( F_6 ( F_7 ( V_6 ) , V_6 ) , V_6 ) ;\r\nF_8 ( * V_14 ) = V_15 ;\r\nV_6 += V_19 ;\r\nV_9 += V_19 ;\r\nV_7 -= V_19 ;\r\n}\r\nV_8 = V_11 - V_7 ;\r\nF_9 ( V_8 ) ;\r\nreturn V_8 ;\r\n}\r\nvoid F_10 ( T_2 V_21 ,\r\nT_2 V_22 )\r\n{\r\nF_11 ( V_21 != 0 ) ;\r\nF_9 ( F_12 ( V_23 , V_22 , 0x00800000 ) ) ;\r\n}
