============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:50 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                                  Leakage  
  Gate    Instances     Area    Power (nW)        Library       
----------------------------------------------------------------
AND2X1           59     876.551      1.893    sclib_tsmc180_tt  
BUFX1            42     531.787      1.716    sclib_tsmc180_tt  
DFFQSRX1         57    5630.688     17.943    sclib_tsmc180_tt  
DFFQX1           15     749.700      2.140    sclib_tsmc180_tt  
INVX1             1       8.271      0.020    sclib_tsmc180_tt  
INVX16            1      28.028      0.070    sclib_tsmc180_tt  
INVX2            39     322.577      0.714    sclib_tsmc180_tt  
MUX2X1            2      43.904      0.129    sclib_tsmc180_tt  
NAND2X1          24     303.878      0.444    sclib_tsmc180_tt  
NAND3X1          33     562.716      0.575    sclib_tsmc180_tt  
NOR2X1           67     848.327      1.623    sclib_tsmc180_tt  
OR2X1            37     549.702      1.602    sclib_tsmc180_tt  
XOR2X1           45    1086.300      4.297    sclib_tsmc180_tt  
pad_in            7   91476.000     10.560    padlib_tsmc180_tt 
pad_out          44  574992.000    227.116    padlib_tsmc180_tt 
----------------------------------------------------------------
total           473  678010.429    270.842                      


                                                     Leakage  Leakage 
     Library      Instances Instances %    Area    Power (nW) Power % 
----------------------------------------------------------------------
padlib_tsmc180_tt        51        10.8 666468.000    237.677    87.8 
sclib_tsmc180_tt        422        89.2  11542.429     33.165    12.2 

                                             Leakage  Leakage 
     Type      Instances    Area    Area % Power (nW) Power % 
--------------------------------------------------------------
timing_model          51 666468.000   98.3    237.677    87.8 
sequential            72   6380.388    0.9     20.083     7.4 
inverter              41    358.876    0.1      0.804     0.3 
buffer                42    531.787    0.1      1.716     0.6 
logic                267   4271.378    0.6     10.562     3.9 
physical_cells         0      0.000    0.0      0.000     0.0 
--------------------------------------------------------------
total                473 678010.429  100.0    270.842   100.0 

