 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : mem_in
Version: O-2018.06-SP5-1
Date   : Sun Apr 10 10:54:19 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[0] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[1] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[2] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[3] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[4] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[5] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[6] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/D[7] (mem8)                   0.22       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: A_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[10] (in)                               0.03       0.08 r
  A_out_reg_2_/D (EDFFX1TS)                0.00       0.08 r
  data arrival time                                   0.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_2_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[3] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[3] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[5] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[6] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[5] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[6] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[1] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[1] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[7] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[7] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[0] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[4] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[0] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[4] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[2] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[2] (mem8)                   0.25       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_1_/E (EDFFX1TS)                0.11       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_1_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_0_/E (EDFFX1TS)                0.11       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_5_/E (EDFFX1TS)                0.11       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[0] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[1] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[2] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[3] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[4] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[5] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[6] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/D[7] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[0] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[1] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[2] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[3] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[4] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[5] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[6] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/D[7] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[0] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[1] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[2] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[3] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[4] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[5] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[6] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/D[7] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[0] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[1] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[2] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[3] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[4] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[5] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[6] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/D[7] (mem8)                   0.41       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: A_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[8] (in)                                0.04       0.09 r
  ...
  A_out_reg_0_/D (EDFFX1TS)                0.17       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: A_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[9] (in)                                0.04       0.09 r
  ...
  A_out_reg_1_/D (EDFFX1TS)                0.17       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_1_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: A_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[13] (in)                               0.04       0.09 r
  ...
  A_out_reg_5_/D (EDFFX1TS)                0.18       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: A_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[14] (in)                               0.04       0.09 r
  ...
  A_out_reg_6_/D (EDFFX1TS)                0.19       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_6_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: A_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[12] (in)                               0.04       0.09 r
  ...
  A_out_reg_4_/D (EDFFX1TS)                0.19       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_4_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: A_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  A_out_reg_3_/D (EDFFX2TS)                0.19       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                       -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[3] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[5] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[6] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[1] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[7] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[0] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[4] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[2] (mem8)                   0.43       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[3] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[5] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[6] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[1] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[7] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[0] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[4] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[2] (mem8)                   0.52       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_40__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_41__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_42__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_43__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_44__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_45__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_46__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_47__mem8_u/CEN (mem8)                    0.59       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[11] (in)                               0.03       0.08 f
  ...
  generate_mem_8_8__mem8_u/CEN (mem8)      0.60       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[11] (in)                               0.03       0.08 f
  ...
  generate_mem_8_9__mem8_u/CEN (mem8)      0.60       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_10__mem8_u/CEN (mem8)                    0.60       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_11__mem8_u/CEN (mem8)                    0.60       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_12__mem8_u/CEN (mem8)                    0.60       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_13__mem8_u/CEN (mem8)                    0.60       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_14__mem8_u/CEN (mem8)                    0.60       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_15__mem8_u/CEN (mem8)                    0.60       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_4_/E (EDFFX1TS)                0.33       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_4_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[0] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[1] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[2] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[3] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[4] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[5] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[6] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/D[7] (mem8)                   0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[0] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[1] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[2] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[3] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[4] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[5] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[6] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/D[7] (mem8)                  0.59       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_3_/E (EDFFX2TS)                0.33       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                       -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[0] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[1] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[2] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[3] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[4] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[5] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[6] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/A[7] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[0] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[1] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[2] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[3] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[4] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[5] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[6] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/A[7] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[0] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[1] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[2] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[3] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[4] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[5] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[6] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/A[7] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[0] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[1] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[2] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[3] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[4] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[5] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[6] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/A[7] (mem8)                   0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[0] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[1] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[2] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[3] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[4] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[5] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[6] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/A[7] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[0] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[1] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[2] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[3] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[4] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[5] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[6] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/A[7] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[0] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[1] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[2] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[3] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[4] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[5] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[6] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/A[7] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[0] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[1] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[2] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[3] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[4] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[5] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[6] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/A[7] (mem8)                  0.59       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_104__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_105__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_106__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_107__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_108__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_109__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_110__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_111__mem8_u/CEN (mem8)                   0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_0__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_1__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_2__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_3__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_4__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_5__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_6__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[11] (in)                               0.04       0.09 r
  ...
  generate_mem_8_7__mem8_u/CEN (mem8)      0.65       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_32__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_33__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_34__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_35__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_36__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_37__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_38__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_39__mem8_u/CEN (mem8)                    0.66       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/WEN (mem8)                    0.68       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/WEN (mem8)                    0.68       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/WEN (mem8)                    0.68       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/WEN (mem8)                    0.68       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_18__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_26__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_50__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_66__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_74__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_90__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_98__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_114__mem8_u/CEN (mem8)                   0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_58__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_82__mem8_u/CEN (mem8)                    0.70       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_16__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_17__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_24__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_25__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_48__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_49__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_64__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_65__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_72__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_73__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_88__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_89__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_96__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_97__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_112__mem8_u/CEN (mem8)                   0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_113__mem8_u/CEN (mem8)                   0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_56__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_57__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_80__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_81__mem8_u/CEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[0] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[1] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[2] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[3] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[4] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[5] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[6] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/A[7] (mem8)                   0.68       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  ...
  generate_mem_8_122__mem8_u/CEN (mem8)                   0.71       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/WEN (mem8)                    0.69       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_120__mem8_u/CEN (mem8)                   0.70       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_121__mem8_u/CEN (mem8)                   0.70       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_19__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_20__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_21__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_22__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_23__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_27__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_28__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_29__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_30__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[13] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_31__mem8_u/CEN (mem8)                    0.72       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_67__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_68__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_69__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_70__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_71__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_99__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_100__mem8_u/CEN (mem8)                   0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_101__mem8_u/CEN (mem8)                   0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_102__mem8_u/CEN (mem8)                   0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_103__mem8_u/CEN (mem8)                   0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_59__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_60__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_61__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_62__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_63__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[12] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_75__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[12] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_76__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[12] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_77__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[12] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_78__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[12] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_79__mem8_u/CEN (mem8)                    0.73       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_51__mem8_u/CEN (mem8)                    0.74       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_52__mem8_u/CEN (mem8)                    0.74       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_53__mem8_u/CEN (mem8)                    0.74       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_54__mem8_u/CEN (mem8)                    0.74       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  ...
  generate_mem_8_55__mem8_u/CEN (mem8)                    0.74       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  CEN (in)                                                0.04       0.09 r
  ...
  generate_mem_8_83__mem8_u/CEN (mem8)                    0.75       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  CEN (in)                                                0.04       0.09 r
  ...
  generate_mem_8_115__mem8_u/CEN (mem8)                   0.75       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  CEN (in)                                                0.04       0.09 r
  ...
  generate_mem_8_91__mem8_u/CEN (mem8)                    0.75       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  CEN (in)                                                0.04       0.09 r
  ...
  generate_mem_8_123__mem8_u/CEN (mem8)                   0.76       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_6_/E (EDFFX1TS)                0.50       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_6_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.27      -0.27
  data required time                                 -0.27
  -----------------------------------------------------------
  data required time                                 -0.27
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  ...
  A_out_reg_2_/E (EDFFX1TS)                0.50       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_2_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                       -0.27      -0.27
  data required time                                 -0.27
  -----------------------------------------------------------
  data required time                                 -0.27
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[8] (in)                                               0.03       0.08 f
  ...
  generate_mem_8_95__mem8_u/CEN (mem8)                    0.77       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[8] (in)                                               0.03       0.08 f
  ...
  generate_mem_8_119__mem8_u/CEN (mem8)                   0.77       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[8] (in)                                               0.03       0.08 f
  ...
  generate_mem_8_127__mem8_u/CEN (mem8)                   0.77       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[0] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[1] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[2] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[3] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[4] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[5] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[6] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/D[7] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[0] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[1] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[2] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[3] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[4] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[5] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[6] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/D[7] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[0] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[1] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[2] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[3] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[4] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[5] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[6] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/D[7] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[0] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[1] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[2] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[3] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[4] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[5] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[6] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/D[7] (mem8)                   0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[0] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[1] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[2] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[3] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[4] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[5] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[6] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/D[7] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[0] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[1] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[2] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[3] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[4] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[5] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[6] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/D[7] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[0] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[1] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[2] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[3] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[4] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[5] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[6] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/D[7] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[0] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[1] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[2] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[3] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[4] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[5] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[6] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/D[7] (mem8)                  0.76       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[0] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[1] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[2] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[3] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[4] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[5] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[6] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/D[7] (mem8)                    0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_48__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_49__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_50__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_51__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[0] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[1] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[2] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[3] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[4] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[5] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[6] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/D[7] (mem8)                   0.77       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_12__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_13__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_14__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_15__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_16__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_17__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_18__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[0] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[1] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[2] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[3] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[4] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[5] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[6] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_19__mem8_u/A[7] (mem8)                   0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[0] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[1] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[2] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[3] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[4] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[5] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[6] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/A[7] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[0] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[1] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[2] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[3] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[4] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[5] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[6] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/A[7] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[0] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[1] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[2] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[3] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[4] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[5] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[6] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/A[7] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[0] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[1] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[2] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[3] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[4] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[5] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[6] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/A[7] (mem8)                  0.78       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[8] (in)                                               0.03       0.08 f
  ...
  generate_mem_8_87__mem8_u/CEN (mem8)                    0.83       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[8] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_94__mem8_u/CEN (mem8)                    0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[8] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_118__mem8_u/CEN (mem8)                   0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[8] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_86__mem8_u/CEN (mem8)                    0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_84__mem8_u/CEN (mem8)                    0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_116__mem8_u/CEN (mem8)                   0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_92__mem8_u/CEN (mem8)                    0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_93__mem8_u/CEN (mem8)                    0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_117__mem8_u/CEN (mem8)                   0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  ...
  generate_mem_8_85__mem8_u/CEN (mem8)                    0.85       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_124__mem8_u/CEN (mem8)                   0.87       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_125__mem8_u/CEN (mem8)                   0.87       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  ...
  generate_mem_8_126__mem8_u/CEN (mem8)                   0.87       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/WEN (mem8)                    0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/WEN (mem8)                   0.86       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_36__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_37__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_38__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_39__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_60__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_61__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_62__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_63__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_64__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_65__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_66__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_67__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_68__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_69__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_70__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_71__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[0] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[1] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[2] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[3] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[4] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[5] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[6] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/A[7] (mem8)                   0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_120__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_121__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_122__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_123__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[0] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[1] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[2] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[3] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[4] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[5] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[6] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/A[7] (mem8)                  0.87       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_84__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_85__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_86__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_87__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_92__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_93__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_94__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_95__mem8_u/WEN (mem8)                    0.87       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[0] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[1] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[2] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[3] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[4] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[5] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[6] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/D[7] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[0] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[1] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[2] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[3] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[4] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[5] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[6] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/D[7] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[0] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[1] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[2] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[3] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[4] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[5] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[6] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/D[7] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[0] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[1] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[2] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[3] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[4] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[5] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[6] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/D[7] (mem8)                   0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[0] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[1] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[2] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[3] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[4] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[5] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[6] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  D[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/D[7] (mem8)                  0.94       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_28__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_29__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_30__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_31__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_32__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_33__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_34__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_35__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_52__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_53__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_54__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_55__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_56__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_57__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_58__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_59__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_88__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_89__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_90__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_91__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[0] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[1] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[2] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[3] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[4] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[5] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[6] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/A[7] (mem8)                    0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_20__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_21__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_22__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[0] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[1] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[2] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[3] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[4] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[5] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[6] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_23__mem8_u/A[7] (mem8)                   0.96       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_108__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_109__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_110__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_111__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_112__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_113__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_114__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_115__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[0] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[1] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[2] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[3] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[4] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[5] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[6] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/A[7] (mem8)                  1.04       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_40__mem8_u/WEN (mem8)                    1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_41__mem8_u/WEN (mem8)                    1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_42__mem8_u/WEN (mem8)                    1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_43__mem8_u/WEN (mem8)                    1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_116__mem8_u/WEN (mem8)                   1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_117__mem8_u/WEN (mem8)                   1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_118__mem8_u/WEN (mem8)                   1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_119__mem8_u/WEN (mem8)                   1.04       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_0__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_0__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_1__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_1__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_2__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_2__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_3__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_3__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_4__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_4__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_5__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_5__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_6__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_6__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_7__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_7__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_8__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_8__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  WEN (in)                                 0.05       0.10 r
  ...
  generate_mem_8_9__mem8_u/WEN (mem8)      1.05       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  generate_mem_8_9__mem8_u/CLK (mem8)      0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_10__mem8_u/WEN (mem8)                    1.05       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_11__mem8_u/WEN (mem8)                    1.05       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_24__mem8_u/WEN (mem8)                    1.05       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_25__mem8_u/WEN (mem8)                    1.05       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_26__mem8_u/WEN (mem8)                    1.05       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_27__mem8_u/WEN (mem8)                    1.05       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_44__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_45__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_46__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_47__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_72__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_73__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_74__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_75__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_76__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_77__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_78__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_79__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_80__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_81__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_82__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_83__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_96__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_97__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_98__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_99__mem8_u/WEN (mem8)                    1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_100__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_101__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_102__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_103__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_104__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_105__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_106__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_107__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_124__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_125__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_126__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  WEN (in)                                                0.05       0.10 r
  ...
  generate_mem_8_127__mem8_u/WEN (mem8)                   1.22       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[7] (out)                               1.01       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.70


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[1] (out)                               1.01       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.70


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[6] (out)                               1.10       1.74 f
  data arrival time                                   1.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.79


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[5] (out)                               1.10       1.74 f
  data arrival time                                   1.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.79


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[4] (out)                               1.22       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.91


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[3] (out)                               1.22       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.91


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[2] (out)                               1.22       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.91


  Startpoint: A_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_5_/Q (EDFFX1TS)                0.64       0.64 f
  ...
  Q[0] (out)                               1.22       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.91


1
