/*
 * Copyright (c) 2021 Intel Corporation
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef _PM_REGS_H_
#define _PM_REGS_H_

#ifdef __cplusplus
extern "C" {
#endif

/**************** CCU ***************/
#define CCU_TCG_EN (SEDI_CCU_BASE + 0x00)
#define CCU_TCG_S0IX_XTAL BIT(0)
#define CCU_TCG_CPU_FAST BIT(1)
#define CCU_TCG_MAIN BIT(2)
#define CCU_TCG_LCPLL_REF BIT(3)
#define CCU_TCG_ADC_HIP BIT(4)
#define CCU_TCG_ADC_CTRL BIT(5)
#define CCU_TCG_PLL_PTP BIT(6)
#define CCU_TCG_GBE_PTP BIT(7)
#define CCU_TCG_GBE1_RGMII_TX BIT(8)
#define CCU_TCG_GBE2_RGMII_TX BIT(9)
#define CCU_TCG_GBE1_SGMII_REF BIT(10)
#define CCU_TCG_GBE2_SGMII_REF BIT(11)
#define CCU_TCG_GBE1_SGMII_PHY_RX BIT(12)
#define CCU_TCG_GBE2_SGMII_PHY_RX BIT(13)
#define CCU_TCG_GBE1_RGMII_PHY_RX BIT(14)
#define CCU_TCG_GBE2_RGMII_PHY_RX BIT(15)
#define NUM_OF_TCG_FSMS 16

#define CCU_TCG_S0IX_XTAL_POS 0
#define CCU_TCG_CPU_FAST_POS 1
#define CCU_TCG_MAIN_POS 2
#define CCU_TCG_LCPLL_REF_POS 3
#define CCU_TCG_ADC_HIP_POS 4
#define CCU_TCG_ADC_CTRL_POS 5
#define CCU_TCG_PLL_PTP_POS 6
#define CCU_TCG_GBE_PTP_POS 7
#define CCU_TCG_GBE1_RGMII_TX_POS 8
#define CCU_TCG_GBE2_RGMII_TX_POS 9
#define CCU_TCG_GBE1_SGMII_REF_POS 10
#define CCU_TCG_GBE2_SGMII_REF_POS 11
#define CCU_TCG_GBE1_SGMII_PHY_RX_POS 12
#define CCU_TCG_GBE2_SGMII_PHY_RX_POS 13
#define CCU_TCG_GBE1_RGMII_PHY_RX_POS 14
#define CCU_TCG_GBE2_RGMII_PHY_RX_POS 15

#define CCU_BCG_EN (SEDI_CCU_BASE + 0x4)
#define CCU_BCG_HPET BIT(1)
#define CCU_BCG_UART (SEDI_CCU_BASE + 0x8)
#define CCU_BCG_UART0 BIT(0)
#define CCU_BCG_UART1 BIT(1)
#define CCU_BCG_UART2 BIT(2)
#define CCU_BCG_UART3 BIT(3)
#define CCU_BCG_UART4 BIT(4)
#define CCU_BCG_UART5 BIT(5)
#define CCU_BCG_I2C (SEDI_CCU_BASE + 0xc)
#define CCU_BCG_I2C0 BIT(0)
#define CCU_BCG_I2C1 BIT(1)
#define CCU_BCG_I2C2 BIT(2)
#define CCU_BCG_I2C3 BIT(3)
#define CCU_BCG_I2C4 BIT(4)
#define CCU_BCG_I2C5 BIT(5)
#define CCU_BCG_I2C6 BIT(6)
#define CCU_BCG_I2C7 BIT(7)
#define CCU_BCG_SPI (SEDI_CCU_BASE + 0x10)
#define CCU_BCG_SPI0 BIT(0)
#define CCU_BCG_SPI1 BIT(1)
#define CCU_BCG_SPI2 BIT(2)
#define CCU_BCG_SPI3 BIT(3)
#define CCU_BCG_GPIO (SEDI_CCU_BASE + 0x14)
#define CCU_BCG_GPIO0 BIT(0)
#define CCU_BCG_GPIO1 BIT(1)
#define CCU_BCG_I2S (SEDI_CCU_BASE + 0x18)
#define CCU_BCG_I2S0 BIT(0)
#define CCU_BCG_I2S1 BIT(1)
#define CCU_BCG_SRAM (SEDI_CCU_BASE + 0x20)
#define CCU_BCG_SRAM0 BIT(0)
#define CCU_BCG_QEP (SEDI_CCU_BASE + 0x24)
#define CCU_BCG_QEP0 BIT(0)
#define CCU_BCG_QEP1 BIT(1)
#define CCU_BCG_QEP2 BIT(2)
#define CCU_BCG_QEP3 BIT(3)
#define CCU_BCG_DMA (SEDI_CCU_BASE + 0x28)
#define CCU_BCG_DMA0 BIT(0)
#define CCU_BCG_DMA1 BIT(1)
#define CCU_BCG_DMA2 BIT(2)
#define CCU_BCG_PWM (SEDI_CCU_BASE + 0x2c)
#define CCU_BCG_PWM0 BIT(0)
#define CCU_BCG_PWM1 BIT(1)
#define CCU_BCG_ADC (SEDI_CCU_BASE + 0x30)
#define CCU_BCG_ADC0 BIT(0)
#define CCU_BCG_CANBUS (SEDI_CCU_BASE + 0x34)
#define CCU_BCG_CANBUS0 BIT(0)
#define CCU_BCG_CANBUS1 BIT(1)

#define CCU_RST_HST (SEDI_CCU_BASE + 0x3c)
#define CCU_RST_HST_SW BIT(0)
#define CCU_RST_HST_WD BIT(1)
#define CCU_RST_HST_SRECC BIT(3)
#define CCU_TCG_DISABLE (SEDI_CCU_BASE + 0x40)
#define CCU_TCG_DISABLE_BIT BIT(0)
#define CCU_BCG_DISABLE (SEDI_CCU_BASE + 0x44)
#define CCU_BCG_DISABLE_INTERNAL BIT(0)
#define CCU_BCG_DISABLE_WDT BIT(1)

#define CCU_SOFT_RST (SEDI_CCU_BASE + 0x48)
#define CCU_SOFT_RST_OCP_BRIDGE BIT(0)
#define CCU_SOFT_RST_ILB BIT(1)

#define CCU_UART_SOFT_RST (SEDI_CCU_BASE + 0x4c)
#define CCU_UART_SOFT_RST_UART0 BIT(0)
#define CCU_UART_SOFT_RST_UART1 BIT(1)
#define CCU_UART_SOFT_RST_UART2 BIT(2)
#define CCU_UART_SOFT_RST_UART3 BIT(3)
#define CCU_UART_SOFT_RST_UART4 BIT(4)
#define CCU_UART_SOFT_RST_UART5 BIT(5)
#define CCU_I2C_SOFT_RST (SEDI_CCU_BASE + 0x50)
#define CCU_I2C_SOFT_RST_I2C0 BIT(0)
#define CCU_I2C_SOFT_RST_I2C1 BIT(1)
#define CCU_I2C_SOFT_RST_I2C2 BIT(2)
#define CCU_I2C_SOFT_RST_I2C3 BIT(3)
#define CCU_I2C_SOFT_RST_I2C4 BIT(4)
#define CCU_I2C_SOFT_RST_I2C5 BIT(5)
#define CCU_I2C_SOFT_RST_I2C6 BIT(6)
#define CCU_I2C_SOFT_RST_I2C7 BIT(7)
#define CCU_SPI_SOFT_RST (SEDI_CCU_BASE + 0x54)
#define CCU_SPI_SOFT_RST_SPI0 BIT(0)
#define CCU_SPI_SOFT_RST_SPI1 BIT(1)
#define CCU_SPI_SOFT_RST_SPI2 BIT(2)
#define CCU_SPI_SOFT_RST_SPI3 BIT(3)
#define CCU_GPIO_SOFT_RST (SEDI_CCU_BASE + 0x58)
#define CCU_GPIO_SOFT_RST_GPIO0 BIT(0)
#define CCU_GPIO_SOFT_RST_GPIO1 BIT(1)
#define CCU_I2S_SOFT_RST (SEDI_CCU_BASE + 0x5c)
#define CCU_I2S_SOFT_RST_I2S0 BIT(0)
#define CCU_I2S_SOFT_RST_I2S1 BIT(1)
#define CCU_SRAM_SOFT_RST (SEDI_CCU_BASE + 0x64)
#define CCU_SRAM_SOFT_RST_SRAM0 BIT(0)
#define CCU_SRAM_SOFT_RST_SRAM1 BIT(1)
#define CCU_QEP_SOFT_RST (SEDI_CCU_BASE + 0x68)
#define CCU_QEP_SOFT_RST_QEP0 BIT(0)
#define CCU_QEP_SOFT_RST_QEP1 BIT(1)
#define CCU_QEP_SOFT_RST_QEP2 BIT(2)
#define CCU_QEP_SOFT_RST_QEP3 BIT(3)
#define CCU_PWM_SOFT_RST (SEDI_CCU_BASE + 0x6c)
#define CCU_PWM_SOFT_RST_PWM0 BIT(0)
#define CCU_ADC_SOFT_RST (SEDI_CCU_BASE + 0x70)
#define CCU_ADC_SOFT_RST_ADC0 BIT(0)
#define CCU_CANBUS_SOFT_RST (SEDI_CCU_BASE + 0x74)
#define CCU_CANBUS_SOFT_RST_CANBUS0 BIT(0)
#define CCU_CANBUS_SOFT_RST_CANBUS1 BIT(1)

#define CCU_CKDIV_WD (SEDI_CCU_BASE + 0x7c)
#define CCU_GLBL_RST_EN (SEDI_CCU_BASE + 0x84)

#define CCU_TCG_STATUS (SEDI_CCU_BASE + 0x88)
#define CCU_TCG_STS_S0IX_XTAL BIT(0)
#define CCU_TCG_STS_CPU_FAST BIT(1)
#define CCU_TCG_STS_MAIN BIT(2)
#define CCU_TCG_STS_LCPLL_REF BIT(3)
#define CCU_TCG_STS_ADC_HIP BIT(4)
#define CCU_TCG_STS_ADC_CTRL BIT(5)
#define CCU_TCG_STS_PLL_PTP BIT(6)
#define CCU_TCG_STS_GBE_PTP BIT(7)
#define CCU_TCG_STS_GBE1_RGMII_TX BIT(8)
#define CCU_TCG_STS_GBE2_RGMII_TX BIT(9)
#define CCU_TCG_STS_GBE1_SGMII_REF BIT(10)
#define CCU_TCG_STS_GBE2_SGMII_REF BIT(11)
#define CCU_TCG_STS_GBE1_SGMII_PHY_RX BIT(12)
#define CCU_TCG_STS_GBE2_SGMII_PHY_RX BIT(13)
#define CCU_TCG_STS_GBE1_RGMII_PHY_RX BIT(14)
#define CCU_TCG_STS_GBE2_RGMII_PHY_RX BIT(15)

#define CCU_DMA_SOFT_RST (SEDI_CCU_BASE + 0x8c)
#define CCU_DMA_SOFT_RST_DMA0 BIT(0)
#define CCU_DMA_SOFT_RST_DMA1 BIT(1)
#define CCU_DMA_SOFT_RST_DMA2 BIT(2)
#define CCU_BCG_GBE (SEDI_CCU_BASE + 0x90)
#define CCU_BCG_GBE0 BIT(0)
#define CCU_BCG_GBE1 BIT(1)
#define CCU_GBE_SOFT_RST (SEDI_CCU_BASE + 0x94)
#define CCU_GBE_SOFT_RST_GBE0 BIT(0)
#define CCU_GBE_SOFT_RST_GBE1 BIT(1)

#define CCU_TCG_RISE_INTR_MASK (SEDI_CCU_BASE + 0x98)
#define CCU_TCG_RISE_INTR_MASK_S0IX_XTAL BIT(0)
#define CCU_TCG_RISE_INTR_MASK_CPU_FAST BIT(1)
#define CCU_TCG_RISE_INTR_MASK_MAIN BIT(2)
#define CCU_TCG_RISE_INTR_MASK_LCPLL_REF BIT(3)
#define CCU_TCG_RISE_INTR_MASK_ADC_HIP BIT(4)
#define CCU_TCG_RISE_INTR_MASK_ADC_CTRL BIT(5)
#define CCU_TCG_RISE_INTR_MASK_PLL_PTP BIT(6)
#define CCU_TCG_RISE_INTR_MASK_GBE_PTP BIT(7)
#define CCU_TCG_RISE_INTR_MASK_GBE1_RGMII_TX BIT(8)
#define CCU_TCG_RISE_INTR_MASK_GBE2_RGMII_TX BIT(9)
#define CCU_TCG_RISE_INTR_MASK_GBE1_SGMII_REF BIT(10)
#define CCU_TCG_RISE_INTR_MASK_GBE2_SGMII_REF BIT(11)
#define CCU_TCG_RISE_INTR_MASK_GBE1_SGMII_PHY_RX BIT(12)
#define CCU_TCG_RISE_INTR_MASK_GBE2_SGMII_PHY_RX BIT(13)
#define CCU_TCG_RISE_INTR_MASK_GBE1_RGMII_PHY_RX BIT(14)
#define CCU_TCG_RISE_INTR_MASK_GBE2_RGMII_PHY_RX BIT(15)
#define CCU_TCG_INTR_MASK_ALL 0xffff

#define CCU_TCG_FALL_INTR_MASK (SEDI_CCU_BASE + 0x9c)
#define CCU_TCG_FALL_INTR_MASK_S0IX_XTAL BIT(0)
#define CCU_TCG_FALL_INTR_MASK_CPU_FAST BIT(1)
#define CCU_TCG_FALL_INTR_MASK_MAIN BIT(2)
#define CCU_TCG_FALL_INTR_MASK_LCPLL_REF BIT(3)
#define CCU_TCG_FALL_INTR_MASK_ADC_HIP BIT(4)
#define CCU_TCG_FALL_INTR_MASK_ADC_CTRL BIT(5)
#define CCU_TCG_FALL_INTR_MASK_PLL_PTP BIT(6)
#define CCU_TCG_FALL_INTR_MASK_GBE_PTP BIT(7)
#define CCU_TCG_FALL_INTR_MASK_GBE1_RGMII_TX BIT(8)
#define CCU_TCG_FALL_INTR_MASK_GBE2_RGMII_TX BIT(9)
#define CCU_TCG_FALL_INTR_MASK_GBE1_SGMII_REF BIT(10)
#define CCU_TCG_FALL_INTR_MASK_GBE2_SGMII_REF BIT(11)
#define CCU_TCG_FALL_INTR_MASK_GBE1_SGMII_PHY_RX BIT(12)
#define CCU_TCG_FALL_INTR_MASK_GBE2_SGMII_PHY_RX BIT(13)
#define CCU_TCG_FALL_INTR_MASK_GBE1_RGMII_PHY_RX BIT(14)
#define CCU_TCG_FALL_INTR_MASK_GBE2_RGMII_PHY_RX BIT(15)

#define CCU_HBW_CLK_SWITCHING (SEDI_CCU_BASE + 0xa8)
#define CCU_HBW_CLK_SEL BIT(0)
#define CCU_HBW_CLK_EN BIT(8)

#define CCU_TGPIO_SOFT_RST (SEDI_CCU_BASE + 0xc8)
#define CCU_TGPIO_SOFT_RST_BIT BIT(0)
#define CCU_BCG_TGPIO (SEDI_CCU_BASE + 0xcc)
#define CCU_BCG_TGPIO0 BIT(0)
#define CCU_BCG_TGPIO1 BIT(1)

#define CCU_TCG_RISE_INTR_STS (SEDI_CCU_BASE + 0xd0)
#define CCU_TCG_RISE_INTR_STS_S0IX_XTAL BIT(0)
#define CCU_TCG_RISE_INTR_STS_CPU_FAST BIT(1)
#define CCU_TCG_RISE_INTR_STS_MAIN BIT(2)
#define CCU_TCG_RISE_INTR_STS_LCPLL_REF BIT(3)
#define CCU_TCG_RISE_INTR_STS_ADC_HIP BIT(4)
#define CCU_TCG_RISE_INTR_STS_ADC_CTRL BIT(5)
#define CCU_TCG_RISE_INTR_STS_PLL_PTP BIT(6)
#define CCU_TCG_RISE_INTR_STS_GBE_PTP BIT(7)
#define CCU_TCG_RISE_INTR_STS_GBE1_RGMII_TX BIT(8)
#define CCU_TCG_RISE_INTR_STS_GBE2_RGMII_TX BIT(9)
#define CCU_TCG_RISE_INTR_STS_GBE1_SGMII_REF BIT(10)
#define CCU_TCG_RISE_INTR_STS_GBE2_SGMII_REF BIT(11)
#define CCU_TCG_RISE_INTR_STS_GBE1_SGMII_PHY_RX BIT(12)
#define CCU_TCG_RISE_INTR_STS_GBE2_SGMII_PHY_RX BIT(13)
#define CCU_TCG_RISE_INTR_STS_GBE1_RGMII_PHY_RX BIT(14)
#define CCU_TCG_RISE_INTR_STS_GBE2_RGMII_PHY_RX BIT(15)

#define CCU_TCG_FALL_INTR_STS (SEDI_CCU_BASE + 0xd4)
#define CCU_TCG_FALL_INTR_STS_S0IX_XTAL BIT(0)
#define CCU_TCG_FALL_INTR_STS_CPU_FAST BIT(1)
#define CCU_TCG_FALL_INTR_STS_MAIN BIT(2)
#define CCU_TCG_FALL_INTR_STS_LCPLL_REF BIT(3)
#define CCU_TCG_FALL_INTR_STS_ADC_HIP BIT(4)
#define CCU_TCG_FALL_INTR_STS_ADC_CTRL BIT(5)
#define CCU_TCG_FALL_INTR_STS_PLL_PTP BIT(6)
#define CCU_TCG_FALL_INTR_STS_GBE_PTP BIT(7)
#define CCU_TCG_FALL_INTR_STS_GBE1_RGMII_TX BIT(8)
#define CCU_TCG_FALL_INTR_STS_GBE2_RGMII_TX BIT(9)
#define CCU_TCG_FALL_INTR_STS_GBE1_SGMII_REF BIT(10)
#define CCU_TCG_FALL_INTR_STS_GBE2_SGMII_REF BIT(11)
#define CCU_TCG_FALL_INTR_STS_GBE1_SGMII_PHY_RX BIT(12)
#define CCU_TCG_FALL_INTR_STS_GBE2_SGMII_PHY_RX BIT(13)
#define CCU_TCG_FALL_INTR_STS_GBE1_RGMII_PHY_RX BIT(14)
#define CCU_TCG_FALL_INTR_STS_GBE2_RGMII_PHY_RX BIT(15)

#define CCU_CORE_CLK_SWITCHING (SEDI_CCU_BASE + 0xd8)
#define CCU_CORE_CLK_SEL (BIT(0) | BIT(1))
#define CCU_CORE_CLK_EN BIT(8)
#define CCU_AON_CG_EN (SEDI_CCU_BASE + 0xdc)
#define CCU_AON_CG_EN_BIT BIT(0)

/**************** PMU ***************/
#define PMU_SRAM_PG_EN (SEDI_PMU_BASE + 0x00)
#define PMU_SRAM_PG_EN_BANK0 BIT(0)
#define PMU_SRAM_PG_EN_BANK1 BIT(1)
#define PMU_SRAM_PG_EN_BANK2 BIT(2)
#define PMU_SRAM_PG_EN_BANK3 BIT(3)
#define PMU_SRAM_PG_EN_BANK4 BIT(4)
#define PMU_SRAM_PG_EN_BANK5 BIT(5)
#define PMU_SRAM_PG_EN_BANK6 BIT(6)
#define PMU_SRAM_PG_EN_BANK7 BIT(7)
#define PMU_SRAM_PG_EN_BANK8 BIT(8)
#define PMU_SRAM_PG_EN_BANK9 BIT(9)

#define PMU_PSE_MASK_EVENT (SEDI_PMU_BASE + 0x10)
#define PMU_MASK_EVENT_TIMER BIT(16)
#define PMU_MASK_EVENT_IPC BIT(17)
#define PMU_MASK_EVENT_DMA0 BIT(19)
#define PMU_MASK_EVENT_I2C0 BIT(20)
#define PMU_MASK_EVENT_I2C1 BIT(21)
#define PMU_MASK_EVENT_SPI0 BIT(22)
#define PMU_MASK_EVENT_UART BIT(23)
#define PMU_MASK_EVENT_I2C2 BIT(25)
#define PMU_MASK_EVENT_SBEP BIT(26)
#define PMU_MASK_EVENT_SPI1 BIT(27)
#define PMU_MASK_EVENT_D0I3 BIT(29)
#define PMU_MASK_EVENT_VNN_ACK_RISE BIT(30)
#define PMU_MASK_EVENT_VNN_ACK_FALL BIT(31)
#define PMU_MASK_ALL_EVENTS 0xffffffff

#define PMU_PSE_FABRIC_CNT (SEDI_PMU_BASE + 0x18)
#define PMU_PSE_FABRIC_CNT_IDLE_MASK 0xffff
#define PMU_PSE_FABRIC_CNT_TIMEOUT_MASK 0xffff0000
#define PMU_PSE_FABRIC_CNT_TIMEOUT 50
#define PMU_PSE_FABRIC_CNT_TIMEOUT_AONCG ((1000000UL >> 14) * 100)

#define PMU_PSE_GLITCH_BYP (SEDI_PMU_BASE + 0x1c)
#define PMU_PSE_GLITCH_BYP_EN BIT(0)

#define PMU_RF_ROM_PWR_CTRL (SEDI_PMU_BASE + 0x30)
#define PMU_RF_ROM_PG_EN BIT(0)
#define PMU_AONRF_DEEPSLEEP_EN BIT(1)

#define PMU_VNN_REQ_31_0 (SEDI_PMU_BASE + 0x3c)
#define PMU_VNN_REQ_ACK (SEDI_PMU_BASE + 0x40)
#define PMU_VNN_REQ_ACK_STS BIT(0)
#define PMU_VNN_ACK_STS BIT(1)
#define PMU_VNN_ACK_RISE_INTR_STS BIT(2)
#define PMU_VNN_ACK_FALL_INTR_STS BIT(3)
#define PMU_VNN_ACK_RISE_INTR_MASK BIT(4)
#define PMU_VNN_ACK_FALL_INTR_MASK BIT(5)

#define PMU_PSE_MASK_EVENT2 (SEDI_PMU_BASE + 0x4c)
#define PMU_MASK_EVENT2_SRAM_ERASE BIT(4)
#define PMU_MASK_EVENT2_RESET_PREP BIT(5)
#define PMU_MASK_EVENT2_XPRSN BIT(9)
#define PMU_MASK_EVENT2_PMC_SW_PG_REQ_RISE BIT(10)
#define PMU_MASK_EVENT2_PMC_SW_PG_REQ_FALL BIT(11)
#define PMU_MASK_EVENT2_PMC_PG_WAKE_RISE BIT(12)
#define PMU_MASK_EVENT2_PMC_PG_WAKE_FALL BIT(13)
#define PMU_MASK_EVENT2_ISOL_ACK_RISE BIT(14)
#define PMU_MASK_EVENT2_ISOL_ACK_FALL BIT(15)
#define PMU_MASK_EVENT2_HOST_RST_RISE BIT(16)
#define PMU_MASK_EVENT2_HOST_RST_FALL BIT(17)
#define PMU_MASK_EVENT2_PCE_CHANGED BIT(18)
#define PMU_MASK_EVENT2_PME_CLR BIT(19)
#define PMU_MASK_EVENT2_RST_WARN_RISE BIT(20)
#define PMU_MASK_EVENT2_I2C3 BIT(21)
#define PMU_MASK_EVENT2_I2C4 BIT(22)
#define PMU_MASK_EVENT2_I2C5 BIT(23)
#define PMU_MASK_EVENT2_SPI2 BIT(24)
#define PMU_MASK_EVENT2_SPI3 BIT(25)
#define PMU_MASK_EVENT2_DMA1 BIT(26)
#define PMU_MASK_EVENT2_DMA2 BIT(27)
#define PMU_MASK_EVENT2_I2C6 BIT(29)
#define PMU_MASK_EVENT2_I2C7 BIT(30)
#define PMU_MASK2_ALL_EVENTS                                                   \
	(PMU_MASK_EVENT2_SRAM_ERASE | PMU_MASK_EVENT2_ISOL_ACK_RISE |          \
	 PMU_MASK_EVENT2_ISOL_ACK_FALL | PMU_MASK_EVENT2_HOST_RST_RISE |       \
	 PMU_MASK_EVENT2_HOST_RST_FALL)

#define PMU_PGCB_CLKGATE_CTRL (SEDI_PMU_BASE + 0x54)
#define PMU_PGCB_T_CG_TIMER_VALUE_MASK 0xf
#define PMU_PGCB_ACC_CG_DISABLE BIT(8)

#define PMU_VNNAON_RED_EN (SEDI_PMU_BASE + 0x58)
#define PMU_VNNAON_RED_EN_BIT BIT(0)

#define PMU_RESET_PREP (SEDI_PMU_BASE + 0x5c)
#define PMU_RESET_PREP_GET BIT(0)
#define PMU_RESET_PREP_AVAIL BIT(1)
#define PMU_RESET_PREP_RESET_TYPE_MASK 0x3fc
#define PMU_RESET_PREP_RESET_TYPE_LOC 2
#define PMU_RESET_PREP_PREP_TYPE_MASK 0x3fc00
#define PMU_RESET_PREP_PREP_TYPE_LOC 10
#define PMU_RESET_PREP_INT_MASK BIT(31)

#define PMU_FABRIC_SNAPSHOT (SEDI_PMU_BASE + 0x60)
#define PMU_CG_PG_STATUS (SEDI_PMU_BASE + 0x68)
#define PMU_CG_ABORT_STATUS BIT(1)

#define PMU_VNN_REQ_63_32 (SEDI_PMU_BASE + 0x6c)

#define PMU_HOST_WAKEUP_0 (SEDI_PMU_BASE + 0x70)
#define PMU_HOST_WAKEUP_1 (SEDI_PMU_BASE + 0x74)
#define PMU_PME_STATUS_CLR_INTR_MASK0 (SEDI_PMU_BASE + 0x78)
#define PMU_PME_STATUS_CLR_INTR_MASK1 (SEDI_PMU_BASE + 0x7c)
#define PMU_PME_STATUS_CLR_INTR_STS0 (SEDI_PMU_BASE + 0x80)
#define PMU_PME_STATUS_CLR_INTR_STS1 (SEDI_PMU_BASE + 0x84)
#define PMU_PME_STATUS_SHADOW0 (SEDI_PMU_BASE + 0x88)
#define PMU_PME_STATUS_SHADOW1 (SEDI_PMU_BASE + 0x8c)

#define PMU_PCE_D3_STATUS_0 (SEDI_PMU_BASE + 0x100)
#define PMU_PCE_D3_STATUS_1 (SEDI_PMU_BASE + 0x104)
#define PMU_PCE_D3_STATUS_1_MASK_ALL 0xffffffff
#define PMU_PCE_PMCREN BIT(0)
#define PMU_PCE_IDLEN BIT(1)
#define PMU_PCE_D3HEN BIT(2)
#define PMU_PCE_SLEEPEN BIT(3)
#define PMU_PCE_HWAEN BIT(4)
#define PMU_PCE_SHADOW_MASK 0x1f
#define PMU_PCE_PMCREN_MASK BIT(8)
#define PMU_PCE_IDLEN_MASK BIT(9)
#define PMU_PCE_D3HEN_MASK BIT(10)
#define PMU_PCE_SLEEPEN_MASK BIT(11)
#define PMU_PCE_HWAEN_MASK BIT(12)
#define PMU_PCE_EN_CHANGE_MASK (BIT(8) | BIT(9) | BIT(10) | BIT(11) | BIT(12))
#define PMU_D3_LIVESTS BIT(16)
#define PMU_D3_RISE_INTR_STATUS BIT(17)
#define PMU_D3_FALL_INTR_STATUS BIT(18)
#define PMU_D3_RISE_INTR_MASK BIT(19)
#define PMU_D3_FALL_INTR_MASK BIT(20)
#define PMU_D3_INTR_MASK (BIT(19) | BIT(20))
#define PMU_D0I3_CIP_LIVESTS BIT(21)
#define PMU_D0I3_LIVESTS BIT(22)
#define PMU_D0I3_ENABLE_MASK BIT(23)
#define PMU_BME_LIVESTS BIT(24)
#define PMU_BME_RISE_INTR_STATUS BIT(25)
#define PMU_BME_FALL_INTR_STATUS BIT(26)
#define PMU_BME_RISE_INTR_MASK BIT(27)
#define PMU_BME_FALL_INTR_MASK BIT(28)
#define PMU_BME_INTR_MASK (BIT(27) | BIT(28))
#define PMU_PCE_SHADOW PMU_PCE_D3_STATUS_0
#define PMU_D3_STATUS PMU_PCE_D3_STATUS_0

#define PMU_TOTAL_PCI_FUNCTION 36
#define PMU_GBE0_PCI_DEV_FUNC 18
#define PMU_GBE1_PCI_DEV_FUNC 19
#define PMU_IPC_PCI_DEV_FUNC 35
#define PMU_ALL_PCIDEV_EXCEPT_IPC_MASK ((1LLU << PMU_IPC_PCI_DEV_FUNC) - 1)

#define PMU_BRIDGE_INTR_MASK_D3_RISE (SEDI_PMU_BASE + 0x200)
#define PMU_BRIDGE_INTR_MASK_D3_FALL (SEDI_PMU_BASE + 0x208)
#define PMU_BRIDGE_INTR_D3_RISE (SEDI_PMU_BASE + 0x210)
#define PMU_BRIDGE_INTR_D3_FALL (SEDI_PMU_BASE + 0x218)
#define PMU_BRIDGE_INTR_MASK_BME_RISE (SEDI_PMU_BASE + 0x220)
#define PMU_BRIDGE_INTR_MASK_BME_FALL (SEDI_PMU_BASE + 0x228)
#define PMU_BRIDGE_INTR_BME_RISE (SEDI_PMU_BASE + 0x230)
#define PMU_BRIDGE_INTR_BME_FALL (SEDI_PMU_BASE + 0x238)
#define PMU_BRIDGE_INTR_MASK_D3 (SEDI_PMU_BASE + 0x240)
#define PMU_BRIDGE_INTR_D3 (SEDI_PMU_BASE + 0x248)
#define PMU_BRIDGE_INTR_MASK_ALL 0xffffffff

#define PMU_INTR_MASK_GPIO0 (SEDI_PMU_BASE + 0x250)
#define PMU_INTR_MASK_GPIO1 (SEDI_PMU_BASE + 0x254)
#define PMU_INTR_MASK_GPIO2 (SEDI_PMU_BASE + 0x258)
#define PMU_INTR_MASK_GPIO3 (SEDI_PMU_BASE + 0x25c)
#define GPIO0_MASK_ALL 0xffffffff
#define GPIO1_MASK_ALL 0x3f
#define PMU_INTR_GPIO0 (SEDI_PMU_BASE + 0x270)
#define PMU_INTR_GPIO1 (SEDI_PMU_BASE + 0x274)
#define PMU_INTR2_GPIO0 (SEDI_PMU_BASE + 0x278)
#define PMU_INTR_PWM (SEDI_PMU_BASE + 0x290)
#define PMU_INTR_MASK_PWM (SEDI_PMU_BASE + 0x294)
#define PMU_INTR_PWM_BIT BIT(8)
#define PMU_INTR_MASK_PWM_ALL 0xffffffff
#define PMU_INTR_GBE (SEDI_PMU_BASE + 0x298)
#define PMU_INTR_MASK_GBE (SEDI_PMU_BASE + 0x29c)
#define PMU_INTR_MASK_GBE_ETH0_BIT BIT(0)
#define PMU_INTR_MASK_GBE_ETH1_BIT BIT(1)
#define PMU_INTR_MASK_GBE_CAN0_BIT BIT(16)
#define PMU_INTR_MASK_GBE_CAN1_BIT BIT(17)
#define PMU_INTR_MASK_GBE_ALL 0xffffffff
#define PMU_INTR_QEP_ADC (SEDI_PMU_BASE + 0x2a0)
#define PMU_INTR_MASK_QEP_ADC (SEDI_PMU_BASE + 0x2a4)
#define PMU_INTR_QEP0_BIT BIT(0)
#define PMU_INTR_QEP1_BIT BIT(1)
#define PMU_INTR_QEP2_BIT BIT(2)
#define PMU_INTR_QEP3_BIT BIT(3)
#define PMU_INTR_ADC_BIT BIT(8)
#define PMU_INTR_MASK_QEP_ADC_ALL 0xffffffff
#define PMU_ADR_LART_UPD_REG (SEDI_PMU_BASE + 0x2a8)
#define PMU_ADR_LART_UPD_EN BIT(0)

#define PMU_D0I3_CIP_INTR_REG_0 (SEDI_PMU_BASE + 0x2b8)
#define PMU_D0I3_CIP_INTR_REG_1 (SEDI_PMU_BASE + 0x2bc)

#define PMU_CLK_SWITCH_INTR (SEDI_PMU_BASE + 0x2c4)
#define PMU_CLK_SWITCH_INTR_STS BIT(0)
#define PMU_CLK_SWITCH_INTR_MASK BIT(1)

#define PMU_PLL_POWERUP_SEQ (SEDI_PMU_BASE + 0x2d0)
#define PMU_PLL_POWERUP_SEQ_PLL_DIV_RESET BIT(0)
#define PMU_PLL_POWERUP_SEQ_CRI_RESET BIT(1)
#define PMU_PLL_POWERUP_SEQ_SUSPEND_REQ BIT(2)
#define PMU_PLL_POWERUP_SEQ_FULL_CAL_RESET BIT(3)
#define PMU_PLL_POWERUP_SEQ_PLL_EN BIT(4)
#define PMU_PLL_POWERUP_SEQ_RCOMP                                              \
	(BIT(5) | BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10))
#define PMU_PLL_POWERUP_SEQ_CK500_EN BIT(11)
#define PMU_PLL_POWERUP_SEQ_CK400_EN BIT(12)
#define PMU_PLL_POWERUP_SEQ_CK200_EN BIT(13)
#define PMU_PLL_POWERUP_SEQ_CK125_EN BIT(14)
#define PMU_PLL_POWERUP_SEQ_CRI_MODE BIT(15)
#define PMU_PLL_POWERUP_SEQ_CRI_VERSION BIT(16)
#define PMU_PLL_POWERUP_SEQ_FWEN_B BIT(17)
#define PMU_PLL_POWERUP_SEQ_SUSPEND_ACK BIT(20)
#define PMU_PLL_POWERUP_SEQ_AFC_DONE BIT(21)

#define PMU_PLL_INT_REG (SEDI_PMU_BASE + 0x2d4)
#define PMU_PLL_LOCK_LIVE BIT(0)
#define PMU_PLL_LOCK_RISE_INTR BIT(1)
#define PMU_PLL_LOCK_FALL_INTR BIT(2)
#define PMU_PLL_LOCK_RISE_INTR_MASK BIT(3)
#define PMU_PLL_LOCK_FALL_INTR_MASK BIT(4)
#define PMU_PLL_CK125_VALID_LIVE BIT(5)
#define PMU_PLL_CK125_RISE_INTR BIT(6)
#define PMU_PLL_CK125_FALL_INTR BIT(7)
#define PMU_PLL_CK125_RISE_INTR_MASK BIT(8)
#define PMU_PLL_CK125_FALL_INTR_MASK BIT(9)
#define PMU_PLL_CK200_VALID_LIVE BIT(10)
#define PMU_PLL_CK200_RISE_INTR BIT(11)
#define PMU_PLL_CK200_FALL_INTR BIT(12)
#define PMU_PLL_CK200_RISE_INTR_MASK BIT(13)
#define PMU_PLL_CK200_FALL_INTR_MASK BIT(14)
#define PMU_PLL_CK400_VALID_LIVE BIT(15)
#define PMU_PLL_CK400_RISE_INTR BIT(16)
#define PMU_PLL_CK400_FALL_INTR BIT(17)
#define PMU_PLL_CK400_RISE_INTR_MASK BIT(18)
#define PMU_PLL_CK400_FALL_INTR_MASK BIT(19)
#define PMU_PLL_CK500_VALID_LIVE BIT(20)
#define PMU_PLL_CK500_RISE_INTR BIT(21)
#define PMU_PLL_CK500_FALL_INTR BIT(22)
#define PMU_PLL_CK500_RISE_INTR_MASK BIT(23)
#define PMU_PLL_CK500_FALL_INTR_MASK BIT(24)
#define PMU_PLL_UNLOCK_LIVE BIT(25)
#define PMU_PLL_UNLOCK_RISE_INTR BIT(26)
#define PMU_PLL_UNLOCK_RISE_INTR_MASK BIT(27)

#define PMU_UART_IDLE_MASK (SEDI_PMU_BASE + 0x2d8)
#define PMU_UART_IDLE_MASK_ALL 0x3f

#define PMU_D3_STATUS_REG0 (SEDI_PMU_BASE + 0x2e0)
#define PMU_D3_STATUS_REG1 (SEDI_PMU_BASE + 0x2e4)

#define PMU_D0i3_BIT2_STATUS_REG0 (SEDI_PMU_BASE + 0x2e8)
#define PMU_D0i3_BIT2_STATUS_REG1 (SEDI_PMU_BASE + 0x2ec)

#define PMU_D0i3_BIT0_STATUS_REG0 (SEDI_PMU_BASE + 0x2f0)
#define PMU_D0i3_BIT0_STATUS_REG1 (SEDI_PMU_BASE + 0x2f4)

#define PMU_PWR_STATUS (SEDI_PMU_BASE + 0xf00)
#define PMU_PWR_STATUS_D0IX_STATE (BIT(0) | BIT(1))
#define PMU_PWR_STATUS_S_STATE (BIT(2) | BIT(3))
#define PMU_PWR_STATUS_IPAPG BIT(4)

#define PMU_IPAPG_SCRATCHPAD0 (SEDI_PMU_BASE + 0xf04)
#define PMU_IPAPG_SCRATCHPAD1 (SEDI_PMU_BASE + 0xf08)

#define PMU_IPAPG_EN (SEDI_PMU_BASE + 0xf10)
#define PMU_IPAPG_EN_BIT BIT(0)
#define PMU_IPAPG_EXIT_COMPLETE BIT(8)

#define PMU_SW_PG_REQ_INTR (SEDI_PMU_BASE + 0xf14)
#define PMU_SW_PG_REQ_B_LIVESTS BIT(0)
#define PMU_SW_PG_REQ_B_INTR_RISE BIT(1)
#define PMU_SW_PG_REQ_B_INTR_FALL BIT(2)
#define PMU_SW_PG_REQ_B_INTR_MASK_RISE BIT(3)
#define PMU_SW_PG_REQ_B_INTR_MASK_FALL BIT(4)

#define PMU_PMC_PG_WAKE_INTR (SEDI_PMU_BASE + 0xf18)
#define PMU_PMC_PG_WAKE_LIVESTS BIT(0)
#define PMU_PMC_PG_WAKE_INTR_RISE BIT(1)
#define PMU_PMC_PG_WAKE_INTR_FALL BIT(2)
#define PMU_PMC_PG_WAKE_INTR_MASK_RISE BIT(3)
#define PMU_PMC_PG_WAKE_INTR_MASK_FALL BIT(4)

#define PMU_HOST_RSTB_INTR (SEDI_PMU_BASE + 0xf20)
#define PMU_HOST_RST_B_LIVESTS BIT(0)
#define PMU_HOST_RST_B_INTR_RISE BIT(1)
#define PMU_HOST_RST_B_INTR_FALL BIT(2)
#define PMU_HOST_RST_B_INTR_MASK_RISE BIT(3)
#define PMU_HOST_RST_B_INTR_MASK_FALL BIT(4)

#define PMU_BRIDGEISOL_CTL_REG (SEDI_PMU_BASE + 0xf24)
#define PMU_BR_ISOL_ACK_FALL BIT(3)
#define PMU_BR_ISOL_ACK_RISE BIT(2)
#define PMU_ISH_MASK_EVENT2 (SEDI_PMU_BASE + 0x4C)
#define BR_ISOL_ACK_RISE_MASK BIT(14)
#define BR_ISOL_ACK_FALL_MASK BIT(15)
#define PMU_BR_ISOL_ACK_FALL_MASK BIT(5)
#define PMU_BR_ISOL_ACK_RISE_MASK BIT(4)
#define PMU_BR_ISOL_ACK BIT(1)
#define PMU_BR_ISOL_REQ BIT(0)

#define PMU_PCE_LOCAL (SEDI_PMU_BASE + 0xf30)
#define PMU_PCE_LOCAL_CHG_DETECTED_INTR_STS BIT(8)
#define PMU_PCE_LOCAL_CHG_DETECTED_INTR_MASK BIT(9)

#define IPC_LH_PIMR_LH2OSE (0x40400004)
#define IPC_LH_H2IBCISC_IE BIT(27)
#define D0I3C_INTR_STATUS_CLR_MSK_0_REG (0x405002F8)
#define D0I3C_INTR_STATUS_CLR_MSK_1_REG (0x405002FC)
#define D0I3_MASK_0 (0xFFFFFFFF)
#define D0I3_MASK_1 (0xF)

/******************* SBEP *******************/
#define SBEP_SIDE_CLK_GATE_EN (SBEP_REG_BASE + 0x6c)
#define SBEP_SIDE_CLK_GATE_EN_LOCAL_GATED BIT(0)
#define SBEP_SIDE_CLK_GATE_EN_TRUNK_GATED BIT(1)

#ifdef __cplusplus
}
#endif

#endif /* _PM_REGS_H_*/
