# do fsm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB09/EX1/divisor_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:01 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB09/EX1/divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 19:21:01 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB09/EX1/my_components.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:01 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB09/EX1/my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_components
# End time: 19:21:01 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB09/EX1/fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:01 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB09/EX1/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_components
# -- Compiling entity fsm
# -- Compiling architecture estructura of fsm
# End time: 19:21:01 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB09/EX1/simulation/modelsim/fsm.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:01 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB09/EX1/simulation/modelsim/fsm.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm_vhd_tst
# -- Compiling architecture fsm_arch of fsm_vhd_tst
# End time: 19:21:01 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  fsm_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" fsm_vhd_tst 
# Start time: 19:21:01 on Nov 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_vhd_tst(fsm_arch)
# Loading work.my_components
# Loading work.fsm(estructura)
# Loading ieee.numeric_std(body)
# Loading work.divisor_freq(structural)
# 
# do C:/Users/ANDREA/Desktop/LAB09/EX1/start.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../divisor_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:03 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work ../../divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 19:21:03 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../my_components.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:03 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work ../../my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_components
# End time: 19:21:03 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:03 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work ../../fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_components
# -- Compiling entity fsm
# -- Compiling architecture estructura of fsm
# End time: 19:21:03 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {fsm.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:04 on Nov 30,2020
# vcom -reportprogress 300 -93 -work work fsm.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm_vhd_tst
# -- Compiling architecture fsm_arch of fsm_vhd_tst
# End time: 19:21:04 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  fsm_vhd_tst
# End time: 19:21:04 on Nov 30,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" fsm_vhd_tst 
# Start time: 19:21:04 on Nov 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_vhd_tst(fsm_arch)
# Loading work.my_components
# Loading work.fsm(estructura)
# Loading ieee.numeric_std(body)
# Loading work.divisor_freq(structural)
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Entradas
# add wave -noupdate /fsm_vhd_tst/reset_n
# add wave -noupdate /fsm_vhd_tst/clk
# add wave -noupdate /fsm_vhd_tst/ini_pausa_per
# add wave -noupdate /fsm_vhd_tst/min_value_p
# add wave -noupdate /fsm_vhd_tst/ini_pausa_lan
# add wave -noupdate /fsm_vhd_tst/borrar_lan
# add wave -noupdate /fsm_vhd_tst/min_value_l
# add wave -noupdate -divider Salidas
# add wave -noupdate /fsm_vhd_tst/ini_pausa_l
# add wave -noupdate /fsm_vhd_tst/borrar_l
# add wave -noupdate /fsm_vhd_tst/ini_pausa_p
# add wave -noupdate /fsm_vhd_tst/borrar_p
# add wave -noupdate -divider {Señales Internas}
# add wave -noupdate /fsm_vhd_tst/i1/enable
# add wave -noupdate /fsm_vhd_tst/i1/estado_presente
# add wave -noupdate /fsm_vhd_tst/i1/estado_siguiente
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {1403803 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {1386407 ps} {1505979 ps}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 730 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fsm_vhd_tst/i1/etapa0
# End time: 19:21:24 on Nov 30,2020, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
