// Seed: 2304912517
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  type_0 id_4 (1 - 1);
  if (id_3) logic id_5;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6
);
  pmos (id_0, id_3);
endmodule
