

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu Feb 28 16:20:02 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.739|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.sectionData.ram  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- mainXLoop_mainYLoop     |    0|    0|  11 ~ 13 |          -|          -|     0|    no    |
        | + visitedLoop            |    2|    2|         3|          3|          1|     0|    yes   |
        | + freqXLoop_freqYLoop    |    0|    0|         5|          1|          1|     0|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      6|      0|   3052|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      -|    732|    940|
|Memory           |        8|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    421|
|Register         |        0|      -|   1535|     32|
+-----------------+---------+-------+-------+-------+
|Total            |       10|      8|   2267|   4445|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|     10|      6|     25|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |toplevel_AXILiteS_s_axi_U  |toplevel_AXILiteS_s_axi  |        0|      0|  220|  360|
    |toplevel_MAXI_m_axi_U      |toplevel_MAXI_m_axi      |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  732|  940|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |toplevel_mac_mulacud_U1  |toplevel_mac_mulacud  | i0 + i1 * i2 |
    |toplevel_mac_mulacud_U2  |toplevel_mac_mulacud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sectionData_U  |toplevel_sectionDbkb  |        4|  0|   0|  1688|   32|     1|        54016|
    |visited_U      |toplevel_visited      |        4|  0|   0|  6750|    8|     1|        54000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        8|  0|   0|  8438|   40|     2|       108016|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_508_p2                    |     *    |      3|  0|   20|          32|          32|
    |tmp_7_fu_444_p2                    |     *    |      3|  0|   20|          32|          32|
    |i_fu_1066_p2                       |     +    |      0|  0|   12|          12|           1|
    |indvar_flatten_next1_fu_524_p2     |     +    |      0|  0|   71|          64|           1|
    |indvar_flatten_next_fu_1215_p2     |     +    |      0|  0|   71|          64|           1|
    |indvar_next_fu_482_p2              |     +    |      0|  0|   37|          30|           1|
    |mem_index_gep1_fu_767_p2           |     +    |      0|  0|   12|           3|          12|
    |mem_index_gep2_fu_790_p2           |     +    |      0|  0|   12|           3|          12|
    |mem_index_gep3_fu_1323_p2          |     +    |      0|  0|   12|           3|          12|
    |mem_index_gep4_fu_1347_p2          |     +    |      0|  0|   12|           3|          12|
    |mem_index_gep_fu_608_p2            |     +    |      0|  0|   12|           3|          12|
    |p_add_fu_448_p2                    |     +    |      0|  0|   39|           2|          32|
    |r_V_1_fu_652_p2                    |     +    |      0|  0|   19|           2|          14|
    |r_V_3_fu_1188_p2                   |     +    |      0|  0|   52|          45|           1|
    |r_V_4_fu_1199_p2                   |     +    |      0|  0|   52|          45|           2|
    |r_V_5_fu_1300_p2                   |     +    |      0|  0|   19|           1|          14|
    |r_V_fu_632_p2                      |     +    |      0|  0|   19|           1|          14|
    |result_V_fu_1623_p2                |     +    |      0|  0|   12|           1|          12|
    |tmp_23_i_fu_1099_p2                |     +    |      0|  0|   21|          15|           1|
    |tmp_25_i_fu_1110_p2                |     +    |      0|  0|   21|          15|           2|
    |tmp_6_i_fu_1174_p2                 |     +    |      0|  0|   12|          12|           1|
    |x_1_fu_1234_p2                     |     +    |      0|  0|   39|           1|          32|
    |x_s_fu_543_p2                      |     +    |      0|  0|   39|           1|          32|
    |y_1_fu_1675_p2                     |     +    |      0|  0|   39|          32|           1|
    |y_2_fu_1256_p2                     |     +    |      0|  0|   39|           1|          32|
    |current_V_1_fu_1267_p2             |     -    |      0|  0|   17|          13|          13|
    |current_V_fu_573_p2                |     -    |      0|  0|   17|          13|          13|
    |r_V_2_fu_1159_p2                   |     -    |      0|  0|   21|          15|          15|
    |tmp_103_fu_1544_p2                 |     -    |      0|  0|   15|           5|           6|
    |tmp_20_fu_709_p2                   |     -    |      0|  0|   15|           6|           6|
    |tmp_21_i_fu_1088_p2                |     -    |      0|  0|   21|          15|          15|
    |tmp_22_fu_721_p2                   |     -    |      0|  0|   15|           6|           6|
    |tmp_26_fu_751_p2                   |     -    |      0|  0|   15|           5|           6|
    |tmp_38_fu_868_p2                   |     -    |      0|  0|   15|           6|           6|
    |tmp_40_fu_880_p2                   |     -    |      0|  0|   15|           6|           6|
    |tmp_44_fu_910_p2                   |     -    |      0|  0|   15|           5|           6|
    |tmp_56_fu_963_p2                   |     -    |      0|  0|   15|           6|           6|
    |tmp_58_fu_975_p2                   |     -    |      0|  0|   15|           6|           6|
    |tmp_62_fu_1005_p2                  |     -    |      0|  0|   15|           5|           6|
    |tmp_79_fu_1407_p2                  |     -    |      0|  0|   15|           6|           6|
    |tmp_81_fu_1419_p2                  |     -    |      0|  0|   15|           6|           6|
    |tmp_85_fu_1449_p2                  |     -    |      0|  0|   15|           5|           6|
    |tmp_97_fu_1502_p2                  |     -    |      0|  0|   15|           6|           6|
    |tmp_99_fu_1514_p2                  |     -    |      0|  0|   15|           6|           6|
    |tmp_fu_438_p2                      |     -    |      0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_1135_p2                    |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_1611_p2                    |    and   |      0|  0|    2|           1|           1|
    |tmp_108_fu_1587_p2                 |    and   |      0|  0|   32|          32|          32|
    |tmp_31_fu_822_p2                   |    and   |      0|  0|   32|          32|          32|
    |tmp_49_fu_1030_p2                  |    and   |      0|  0|   32|          32|          32|
    |tmp_67_fu_1048_p2                  |    and   |      0|  0|   32|          32|          32|
    |tmp_90_fu_1569_p2                  |    and   |      0|  0|   32|          32|          32|
    |val_assign_1_fu_1617_p2            |    and   |      0|  0|    2|           1|           1|
    |val_assign_fu_1140_p2              |    and   |      0|  0|    2|           1|           1|
    |addrCmp1_fu_772_p2                 |   icmp   |      0|  0|   13|          12|          11|
    |addrCmp2_fu_795_p2                 |   icmp   |      0|  0|   13|          12|          11|
    |addrCmp3_fu_1329_p2                |   icmp   |      0|  0|   13|          12|          11|
    |addrCmp4_fu_1352_p2                |   icmp   |      0|  0|   13|          12|          11|
    |addrCmp_fu_614_p2                  |   icmp   |      0|  0|   13|          12|          11|
    |exitcond1_fu_530_p2                |   icmp   |      0|  0|   18|          32|          32|
    |exitcond2_fu_1221_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_flatten1_fu_519_p2        |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_1210_p2        |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_fu_477_p2                 |   icmp   |      0|  0|   18|          30|          30|
    |tmp_10_fu_1648_p2                  |   icmp   |      0|  0|   13|          12|          12|
    |tmp_16_fu_685_p2                   |   icmp   |      0|  0|   11|           5|           5|
    |tmp_34_fu_844_p2                   |   icmp   |      0|  0|   11|           5|           5|
    |tmp_37_i_i1_fu_1606_p2             |   icmp   |      0|  0|   11|           8|           8|
    |tmp_37_i_i_fu_1130_p2              |   icmp   |      0|  0|   11|           8|           8|
    |tmp_52_fu_939_p2                   |   icmp   |      0|  0|   11|           5|           5|
    |tmp_75_fu_1383_p2                  |   icmp   |      0|  0|   11|           5|           5|
    |tmp_93_fu_1478_p2                  |   icmp   |      0|  0|   11|           5|           5|
    |tmp_i_fu_1061_p2                   |   icmp   |      0|  0|   13|          12|          12|
    |tmp_i_i1_10_fu_1601_p2             |   icmp   |      0|  0|   11|           8|           8|
    |tmp_i_i1_fu_1596_p2                |   icmp   |      0|  0|   11|           8|           8|
    |tmp_i_i_9_fu_1125_p2               |   icmp   |      0|  0|   11|           8|           8|
    |tmp_i_i_fu_1120_p2                 |   icmp   |      0|  0|   11|           8|           8|
    |tmp_106_fu_1554_p2                 |   lshr   |      0|  0|  101|          32|          32|
    |tmp_107_fu_1581_p2                 |   lshr   |      0|  0|  101|           2|          32|
    |tmp_29_fu_761_p2                   |   lshr   |      0|  0|  101|          32|          32|
    |tmp_30_fu_816_p2                   |   lshr   |      0|  0|  101|           2|          32|
    |tmp_47_fu_920_p2                   |   lshr   |      0|  0|  101|          32|          32|
    |tmp_48_fu_1024_p2                  |   lshr   |      0|  0|  101|           2|          32|
    |tmp_65_fu_1015_p2                  |   lshr   |      0|  0|  101|          32|          32|
    |tmp_66_fu_1042_p2                  |   lshr   |      0|  0|  101|           2|          32|
    |tmp_88_fu_1459_p2                  |   lshr   |      0|  0|  101|          32|          32|
    |tmp_89_fu_1563_p2                  |   lshr   |      0|  0|  101|           2|          32|
    |end_pos1_fu_838_p2                 |    or    |      0|  0|    5|           5|           3|
    |end_pos2_fu_933_p2                 |    or    |      0|  0|    5|           5|           3|
    |end_pos3_fu_1377_p2                |    or    |      0|  0|    5|           5|           3|
    |end_pos4_fu_1472_p2                |    or    |      0|  0|    5|           5|           3|
    |end_pos_fu_679_p2                  |    or    |      0|  0|    5|           5|           3|
    |gepindex1_fu_778_p3                |  select  |      0|  0|   12|           1|          12|
    |gepindex2_fu_1335_p3               |  select  |      0|  0|   11|           1|          11|
    |gepindex3_fu_801_p3                |  select  |      0|  0|   12|           1|          12|
    |gepindex4_fu_1358_p3               |  select  |      0|  0|   12|           1|          12|
    |gepindex_fu_620_p3                 |  select  |      0|  0|   11|           1|          11|
    |tmp_100_fu_1520_p3                 |  select  |      0|  0|    6|           1|           6|
    |tmp_101_fu_1528_p3                 |  select  |      0|  0|   32|           1|          32|
    |tmp_102_fu_1536_p3                 |  select  |      0|  0|    6|           1|           6|
    |tmp_23_fu_727_p3                   |  select  |      0|  0|    6|           1|           6|
    |tmp_24_fu_735_p3                   |  select  |      0|  0|   32|           1|          32|
    |tmp_25_fu_743_p3                   |  select  |      0|  0|    6|           1|           6|
    |tmp_29_i_mid2_v_fu_1240_p3         |  select  |      0|  0|   32|           1|          32|
    |tmp_36_agg_result_V_1_fu_1637_p3   |  select  |      0|  0|   12|           1|          12|
    |tmp_36_agg_result_V_s_fu_1629_p3   |  select  |      0|  0|   12|           1|          12|
    |tmp_41_fu_886_p3                   |  select  |      0|  0|    6|           1|           6|
    |tmp_42_fu_894_p3                   |  select  |      0|  0|   32|           1|          32|
    |tmp_43_fu_902_p3                   |  select  |      0|  0|    6|           1|           6|
    |tmp_59_fu_981_p3                   |  select  |      0|  0|    6|           1|           6|
    |tmp_60_fu_989_p3                   |  select  |      0|  0|   32|           1|          32|
    |tmp_61_fu_997_p3                   |  select  |      0|  0|    6|           1|           6|
    |tmp_82_fu_1425_p3                  |  select  |      0|  0|    6|           1|           6|
    |tmp_83_fu_1433_p3                  |  select  |      0|  0|   32|           1|          32|
    |tmp_84_fu_1441_p3                  |  select  |      0|  0|    6|           1|           6|
    |x_cast_mid2_v_fu_549_p3            |  select  |      0|  0|   32|           1|          32|
    |y_i_mid2_fu_1226_p3                |  select  |      0|  0|   32|           1|          32|
    |y_mid2_fu_535_p3                   |  select  |      0|  0|   32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|    2|           2|           1|
    |tmp_21_fu_715_p2                   |    xor   |      0|  0|    6|           6|           5|
    |tmp_39_fu_874_p2                   |    xor   |      0|  0|    6|           6|           5|
    |tmp_57_fu_969_p2                   |    xor   |      0|  0|    6|           6|           5|
    |tmp_80_fu_1413_p2                  |    xor   |      0|  0|    6|           6|           5|
    |tmp_98_fu_1508_p2                  |    xor   |      0|  0|    6|           6|           5|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      6|  0| 3052|        1398|        1832|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                    |    9|          2|    1|          2|
    |MAXI_blk_n_R                     |    9|          2|    1|          2|
    |agg_result_V_1_i_reg_387         |    9|          2|   12|         24|
    |agg_result_V_load_i_reg_399      |    9|          2|   12|         24|
    |ap_NS_fsm                        |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4          |    9|          2|    1|          2|
    |ap_phi_mux_indvar_phi_fu_313_p4  |    9|          2|   30|         60|
    |ap_phi_mux_x_i_phi_fu_380_p4     |    9|          2|   32|         64|
    |ap_sig_ioackin_MAXI_ARREADY      |    9|          2|    1|          2|
    |i_i_reg_354                      |    9|          2|   12|         24|
    |indvar_flatten1_reg_321          |    9|          2|   64|        128|
    |indvar_flatten_reg_365           |    9|          2|   64|        128|
    |indvar_reg_309                   |    9|          2|   30|         60|
    |numberOfPixelsVisted             |    9|          2|   12|         24|
    |p_0113_1_fu_154                  |    9|          2|   12|         24|
    |sectionData_address0             |   27|          5|   11|         55|
    |sectionData_address1             |   15|          3|   11|         33|
    |visited_address0                 |   21|          4|   13|         52|
    |visited_address1                 |   21|          4|   13|         52|
    |visited_d1                       |   15|          3|    8|         24|
    |x_i_reg_376                      |    9|          2|   32|         64|
    |x_reg_332                        |    9|          2|   32|         64|
    |y_i_reg_411                      |    9|          2|   32|         64|
    |y_reg_343                        |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  421|         90|  472|       1075|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_1749          |  32|   0|   32|          0|
    |agg_result_V_1_i_reg_387         |  12|   0|   12|          0|
    |agg_result_V_load_i_reg_399      |  12|   0|   12|          0|
    |ap_CS_fsm                        |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_reg_ioackin_MAXI_ARREADY      |   1|   0|    1|          0|
    |ap_return                        |  24|   0|   32|          8|
    |bound_reg_1773                   |  64|   0|   64|          0|
    |cast_gep_index63_cas_reg_2026    |  12|   0|   12|          0|
    |cast_gep_index73_cas_reg_1841    |  12|   0|   12|          0|
    |cast_gep_index78_cas_reg_1852    |  12|   0|   12|          0|
    |current_V_reg_1811               |  13|   0|   13|          0|
    |exitcond_flatten_reg_1977        |   1|   0|    1|          0|
    |exitcond_reg_1740                |   1|   0|    1|          0|
    |exitcond_reg_1740_pp0_iter1_reg  |   1|   0|    1|          0|
    |gepindex164_cast_reg_1826        |  11|   0|   11|          0|
    |gepindex_cast_reg_2016           |  11|   0|   11|          0|
    |height_0_data_reg                |  32|   0|   32|          0|
    |height_0_vld_reg                 |   0|   0|    1|          1|
    |height_read_reg_1705             |  32|   0|   32|          0|
    |i_i_reg_354                      |  12|   0|   12|          0|
    |i_reg_1934                       |  12|   0|   12|          0|
    |indvar_flatten1_reg_321          |  64|   0|   64|          0|
    |indvar_flatten_next1_reg_1782    |  64|   0|   64|          0|
    |indvar_flatten_reg_365           |  64|   0|   64|          0|
    |indvar_next_reg_1744             |  30|   0|   30|          0|
    |indvar_reg_309                   |  30|   0|   30|          0|
    |indvar_reg_309_pp0_iter1_reg     |  30|   0|   30|          0|
    |length_r_0_data_reg              |  32|   0|   32|          0|
    |length_r_0_vld_reg               |   0|   0|    1|          1|
    |length_read_reg_1699             |  32|   0|   32|          0|
    |modePixel_1_fu_150               |  24|   0|   32|          8|
    |numberOfPixelsVisted             |  12|   0|   12|          0|
    |numberOfPixelsVisted_1_reg_1922  |  12|   0|   12|          0|
    |p_0113_1_fu_154                  |  12|   0|   12|          0|
    |p_add_i32_shr_reg_1723           |  30|   0|   30|          0|
    |r_V_2_cast_reg_1972              |  44|   0|   44|          0|
    |ram1_reg_1694                    |  30|   0|   30|          0|
    |tmp_103_reg_2052                 |   5|   0|    6|          1|
    |tmp_106_reg_2057                 |  32|   0|   32|          0|
    |tmp_13_reg_1816                  |   2|   0|    2|          0|
    |tmp_15_reg_1821                  |  11|   0|   11|          0|
    |tmp_21_i_reg_1939                |  15|   0|   15|          0|
    |tmp_26_reg_1858                  |   5|   0|    6|          1|
    |tmp_29_i_mid2_v_reg_1986         |  32|   0|   32|          0|
    |tmp_29_reg_1863                  |  32|   0|   32|          0|
    |tmp_32_reg_1878                  |   8|   0|    8|          0|
    |tmp_33_reg_1836                  |   2|   0|    2|          0|
    |tmp_44_reg_1886                  |   5|   0|    6|          1|
    |tmp_47_reg_1891                  |  32|   0|   32|          0|
    |tmp_50_reg_1906                  |   8|   0|    8|          0|
    |tmp_51_reg_1847                  |   2|   0|    2|          0|
    |tmp_62_reg_1896                  |   5|   0|    6|          1|
    |tmp_65_reg_1901                  |  32|   0|   32|          0|
    |tmp_68_reg_1914                  |   8|   0|    8|          0|
    |tmp_69_reg_1991                  |  13|   0|   13|          0|
    |tmp_6_reg_1767                   |  13|   0|   13|          0|
    |tmp_70_reg_1996                  |  13|   0|   13|          0|
    |tmp_72_reg_2006                  |   2|   0|    2|          0|
    |tmp_72_reg_2006_pp2_iter2_reg    |   2|   0|    2|          0|
    |tmp_74_reg_2011                  |  11|   0|   11|          0|
    |tmp_7_reg_1718                   |  32|   0|   32|          0|
    |tmp_85_reg_2042                  |   5|   0|    6|          1|
    |tmp_88_reg_2047                  |  32|   0|   32|          0|
    |tmp_8_reg_1797                   |  13|   0|   13|          0|
    |tmp_92_reg_2021                  |   2|   0|    2|          0|
    |tmp_92_reg_2021_pp2_iter2_reg    |   2|   0|    2|          0|
    |tmp_9_reg_1802                   |  13|   0|   13|          0|
    |tmp_i_i_9_reg_1964               |   1|   0|    1|          0|
    |tmp_i_i_reg_1959                 |   1|   0|    1|          0|
    |tmp_i_reg_1930                   |   1|   0|    1|          0|
    |tmp_reg_1713                     |  32|   0|   32|          0|
    |version_1_data_reg               |   1|   0|   32|         31|
    |version_1_vld_reg                |   1|   0|    1|          0|
    |x_cast_mid2_v_reg_1792           |  32|   0|   32|          0|
    |x_i_reg_376                      |  32|   0|   32|          0|
    |x_reg_332                        |  32|   0|   32|          0|
    |y_i_reg_411                      |  32|   0|   32|          0|
    |y_mid2_reg_1787                  |  32|   0|   32|          0|
    |y_reg_343                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1977        |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1535|  32| 1526|         54|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   toplevel   | return value |
|m_axi_MAXI_AWVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WVALID       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WREADY       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WDATA        | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WSTRB        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WLAST        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WID          | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WUSER        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RDATA        |  in |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RLAST        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

