0.7
2020.2
Oct 19 2021
03:16:22
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.gen/sources_1/ip/inverse_clarke_0/sim/inverse_clarke_0.vhd,1643525813,vhdl,,,,inverse_clarke_0,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke.vhd,1643525818,vhdl,,,,inverse_clarke,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_cos_lut_ROM_AUTO_1R.vhd,1643525818,vhdl,,,,inverse_clarke_cos_lut_rom_auto_1r,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_mul_32s_32s_63_5_1.vhd,1643525818,vhdl,,,,inverse_clarke_mul_32s_32s_63_5_1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_regslice_both.vhd,1643525818,vhdl,,,,inverse_clarke_regslice_both;inverse_clarke_regslice_both_w1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_sin_lut_ROM_AUTO_1R.vhd,1643525818,vhdl,,,,inverse_clarke_sin_lut_rom_auto_1r,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.srcs/sim_1/new/tb_inverse_clarke.vhd,1643528735,vhdl,,,,tb_inverse_clarke_0,,,,,,,,
