# My-Verilog-Journey

## repo Description
Hello and welcome, in this repo I document the projects that I have done during my journey of learning VLSI frontend, covering both Design and Verification domains. <br> 
<br>

This repo is intended to serve as my record of my works done in VerilogÂ® HDL. 
<br>

The projects and documentations can serve as learning references, and I hope they are useful for you. 
<br>

## repo Structure
- the repo is Structured as:
  - LICENSE    - licensing of the repo
  - README.md  - you are here
  - Projects   - All the designs and testbenches are here (open you will find respective README.md)
<br>

- Each project is documented in detail and there are many README files in every sub-folder stating the folder's purpose.
- Feel free to contact me about any other questions you may have. 
<br>

## repo Licensing
This repository is under the **MIT License**. You are free to use, modify, and distribute the code with proper credit to me (appropriate attribution is required).
<br>
See `LICENSE` for more details.

## Contacts
- Email: tejesh.chinnam@gmail.com
- LinkdIn (prefered): [linkdin.com/in/tejesh-sri-abhay-chinnam](https://www.linkedin.com/in/tejesh-sri-abhay-chinnam)
