0 1 1 in
1 2 2 the
2 3 3 next
3 4 4 cycle
4 5 5 (
5 6 6 fig
6 7 7 .
7 8 8 25b
8 9 9 )
9 10 10 ,
10 11 11 instructions
11 12 12 in
12 13 13 the
13 14 14 branch
14 15 15 delay
15 16 16 slot
16 17 17 are
17 18 18 fetched
18 19 19 to
19 20 20 instruction
20 21 21 register
21 22 22 54
22 23 23 .
23
