(DELAYFILE
 (SDFVERSION "3.0")
 (DESIGN "top_right_tile")
 (DATE "Sun Apr 16 22:44:11 2023")
 (VENDOR "Parallax")
 (PROGRAM "STA")
 (VERSION "2.4.0")
 (DIVIDER .)
 (VOLTAGE 1.600::1.600)
 (PROCESS "1.000::1.000")
 (TEMPERATURE 100.000::100.000)
 (TIMESCALE 1ns)
 (CELL
  (CELLTYPE "top_right_tile")
  (INSTANCE)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ccff_head_0_0 hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ccff_head_0_0 ANTENNA_hold110_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ccff_head_1 hold113.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ccff_head_1 ANTENNA_hold113_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[0] hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[0] ANTENNA_hold29_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[10] hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[10] ANTENNA_hold47_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[11] input5.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[11] ANTENNA_input5_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[12] input6.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[12] ANTENNA_input6_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[13] input7.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[13] ANTENNA_input7_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[14] input8.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[14] ANTENNA_input8_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[15] input9.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[15] ANTENNA_input9_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[16] input10.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[16] ANTENNA_input10_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[17] input11.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[17] ANTENNA_input11_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[18] input12.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[18] ANTENNA_input12_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[19] input13.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[19] ANTENNA_input13_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[1] input14.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[1] ANTENNA_input14_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[20] input15.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[20] ANTENNA_input15_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[21] hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[21] ANTENNA_hold82_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[22] input17.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[22] ANTENNA_input17_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[23] input18.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[23] ANTENNA_input18_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[24] hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[24] ANTENNA_hold78_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[25] input20.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[25] ANTENNA_input20_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[26] input21.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[26] ANTENNA_input21_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[27] input22.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[27] ANTENNA_input22_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[28] input23.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[28] ANTENNA_input23_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[29] hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[29] ANTENNA_hold77_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[2] input25.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[2] ANTENNA_input25_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[3] input26.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[3] ANTENNA_input26_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[4] input27.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[4] ANTENNA_input27_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[5] input28.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[5] ANTENNA_input28_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[6] hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[6] ANTENNA_hold37_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[7] hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[7] ANTENNA_hold81_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[8] hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[8] ANTENNA_hold79_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[9] hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chanx_left_in[9] ANTENNA_hold80_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[0] hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[0] ANTENNA_hold59_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[10] hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[10] ANTENNA_hold30_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[11] input35.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[11] ANTENNA_input35_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[12] hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[12] ANTENNA_hold51_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[13] input37.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[13] ANTENNA_input37_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[14] input38.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[14] ANTENNA_input38_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[15] input39.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[15] ANTENNA_input39_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[16] input40.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[16] ANTENNA_input40_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[17] input41.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[17] ANTENNA_input41_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[18] input42.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[18] ANTENNA_input42_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[19] hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[19] ANTENNA_hold57_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[1] hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[1] ANTENNA_hold42_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[20] input45.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[20] ANTENNA_input45_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[21] input46.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[21] ANTENNA_input46_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[22] input47.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[22] ANTENNA_input47_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[23] input48.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[23] ANTENNA_input48_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[24] input49.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[24] ANTENNA_input49_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[25] input50.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[25] ANTENNA_input50_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[26] input51.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[26] ANTENNA_input51_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[27] input52.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[27] ANTENNA_input52_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[28] input53.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[28] ANTENNA_input53_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[29] hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[29] ANTENNA_hold54_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[2] input55.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[2] ANTENNA_input55_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[3] input56.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[3] ANTENNA_input56_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[4] input57.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[4] ANTENNA_input57_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[5] input58.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[5] ANTENNA_input58_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[6] input59.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[6] ANTENNA_input59_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[7] input60.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[7] ANTENNA_input60_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[8] input61.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[8] ANTENNA_input61_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[9] input62.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT chany_bottom_in[9] ANTENNA_input62_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clk0 clkbuf_0_clk0.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clk0 ANTENNA_clkbuf_0_clk0_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT gfpga_pad_io_soc_in[0] hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[0] ANTENNA_hold66_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[1] hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[1] ANTENNA_hold64_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[2] hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[2] ANTENNA_hold62_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[3] hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in[3] ANTENNA_hold68_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[0] hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[0] ANTENNA_hold70_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[1] hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[1] ANTENNA_hold75_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[2] hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[2] ANTENNA_hold72_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[3] hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT gfpga_pad_io_soc_in_0[3] ANTENNA_hold74_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT isol_n input71.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT isol_n ANTENNA_input71_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_clk clkbuf_0_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT prog_clk ANTENNA_clkbuf_0_prog_clk_A.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT prog_reset hold7.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_reset ANTENNA_hold7_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT reset hold12.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT reset ANTENNA_hold12_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sc_in hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sc_in ANTENNA_hold116_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT test_enable hold25.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT test_enable ANTENNA_hold25_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT top_width_0_height_0_subtile_0__pin_cin_0_ hold26.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT top_width_0_height_0_subtile_0__pin_cin_0_ ANTENNA_hold26_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT top_width_0_height_0_subtile_0__pin_reg_in_0_ hold19.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT top_width_0_height_0_subtile_0__pin_reg_in_0_ ANTENNA_hold19_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3__181.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3__182.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3__183.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3__184.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3__185.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3__186.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3__187.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3__188.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3__189.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3__190.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3__191.HI cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_3__192.HI cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3__193.HI cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_3__194.HI cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_3__195.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_3__196.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3__197.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3__198.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_3__199.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_3__200.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3__201.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_3__202.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3__203.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_3__204.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3__205.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3__206.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_3__207.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3__208.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3__209.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_3__210.HI cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__211.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__212.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__213.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__214.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__215.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__216.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__217.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__218.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__219.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__220.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__221.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__222.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__223.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__224.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__225.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__226.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__227.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__228.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__229.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__230.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__231.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__232.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__233.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__234.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__235.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__236.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__237.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__238.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__239.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__240.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__241.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__242.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__243.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__244.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__245.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__246.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__247.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__248.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__249.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__250.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__251.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__252.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__253.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0__254.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0__255.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0__256.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__257.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0__258.HI grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1__259.HI sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1__260.HI sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.mux_l2_in_0__261.HI sb_8__8_\.mux_bottom_track_13\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.mux_l2_in_0__262.HI sb_8__8_\.mux_bottom_track_15\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.mux_l2_in_0__263.HI sb_8__8_\.mux_bottom_track_17\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.mux_l2_in_0__264.HI sb_8__8_\.mux_bottom_track_19\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.mux_l2_in_0__265.HI sb_8__8_\.mux_bottom_track_21\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.mux_l2_in_0__266.HI sb_8__8_\.mux_bottom_track_23\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.mux_l2_in_0__267.HI sb_8__8_\.mux_bottom_track_25\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.mux_l2_in_0__268.HI sb_8__8_\.mux_bottom_track_27\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1__269.HI sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1__270.HI sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1__271.HI sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1__272.HI sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1__273.HI sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1__274.HI sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1__275.HI sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1__276.HI sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1__277.HI sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1__278.HI sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.mux_l2_in_0__279.HI sb_8__8_\.mux_bottom_track_53\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_55\.mux_l2_in_0__280.HI sb_8__8_\.mux_bottom_track_55\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.mux_l2_in_0__281.HI sb_8__8_\.mux_bottom_track_57\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_59\.mux_l2_in_0__282.HI sb_8__8_\.mux_bottom_track_59\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1__283.HI sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1__284.HI sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.mux_l2_in_1__285.HI sb_8__8_\.mux_left_track_1\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.mux_l2_in_1__286.HI sb_8__8_\.mux_left_track_11\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.mux_l1_in_1__287.HI sb_8__8_\.mux_left_track_13\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.mux_l1_in_1__288.HI sb_8__8_\.mux_left_track_15\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.mux_l1_in_1__289.HI sb_8__8_\.mux_left_track_17\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.mux_l2_in_0__290.HI sb_8__8_\.mux_left_track_19\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.mux_l2_in_0__291.HI sb_8__8_\.mux_left_track_21\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_23\.mux_l2_in_0__292.HI sb_8__8_\.mux_left_track_23\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.mux_l2_in_0__293.HI sb_8__8_\.mux_left_track_25\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.mux_l2_in_0__294.HI sb_8__8_\.mux_left_track_27\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.mux_l1_in_1__295.HI sb_8__8_\.mux_left_track_29\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.mux_l2_in_1__296.HI sb_8__8_\.mux_left_track_3\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.mux_l1_in_1__297.HI sb_8__8_\.mux_left_track_31\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.mux_l1_in_1__298.HI sb_8__8_\.mux_left_track_33\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.mux_l1_in_1__299.HI sb_8__8_\.mux_left_track_35\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.mux_l2_in_0__300.HI sb_8__8_\.mux_left_track_37\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.mux_l2_in_0__301.HI sb_8__8_\.mux_left_track_39\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.mux_l2_in_0__302.HI sb_8__8_\.mux_left_track_41\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_43\.mux_l2_in_0__303.HI sb_8__8_\.mux_left_track_43\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.mux_l1_in_1__304.HI sb_8__8_\.mux_left_track_45\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_47\.mux_l1_in_1__305.HI sb_8__8_\.mux_left_track_47\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.mux_l1_in_1__306.HI sb_8__8_\.mux_left_track_49\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.mux_l2_in_1__307.HI sb_8__8_\.mux_left_track_5\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.mux_l2_in_0__308.HI sb_8__8_\.mux_left_track_51\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.mux_l2_in_0__309.HI sb_8__8_\.mux_left_track_53\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_55\.mux_l2_in_0__310.HI sb_8__8_\.mux_left_track_55\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.mux_l2_in_0__311.HI sb_8__8_\.mux_left_track_57\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_59\.mux_l1_in_1__312.HI sb_8__8_\.mux_left_track_59\.mux_l1_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.mux_l2_in_1__313.HI sb_8__8_\.mux_left_track_7\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.mux_l2_in_1__314.HI sb_8__8_\.mux_left_track_9\.mux_l2_in_1_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3__315.HI cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3__316.HI cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3__317.HI cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_3__318.HI cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3__319.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_3__320.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3__321.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_3__322.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3__323.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_0_prog_clk.X sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _288_.X output82.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _289_.X output93.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _290_.X output104.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _291_.X output105.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _292_.X output106.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _293_.X output107.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _294_.X output108.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _295_.X output109.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _296_.X output110.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _297_.X output111.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _298_.X output83.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _299_.X output84.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _300_.X output85.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _301_.X output86.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _302_.X output87.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _303_.X output88.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _304_.X output89.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _305_.X output90.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _306_.X output91.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _307_.X output92.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _308_.X output94.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _309_.X output95.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _310_.X output96.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _311_.X output97.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _312_.X output98.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _313_.X output99.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT _314_.X output100.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _315_.X output101.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT _316_.X output102.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _317_.X output103.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _318_.X output112.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _319_.X output123.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _320_.X output134.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _321_.X output135.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _322_.X output136.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _323_.X output137.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _324_.X output138.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _325_.X output139.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _326_.X output140.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _327_.X output141.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _328_.X output113.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _329_.X output114.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _330_.X output115.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _331_.X output116.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _332_.X output117.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT _333_.X output118.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _334_.X output119.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _335_.X output120.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _336_.X output121.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _337_.X output122.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _338_.X output124.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _339_.X output125.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT _340_.X output126.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _341_.X output127.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _342_.X output128.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _343_.X output129.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _344_.X output130.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _345_.X output131.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _346_.X output132.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _347_.X output133.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _348_.X output142.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _349_.X output143.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _350_.X output144.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _351_.X output145.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _352_.X output146.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _353_.X output147.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _354_.X output148.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT _355_.X output149.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _356_.X output150.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _357_.X output151.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _358_.X output152.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _359_.X output153.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _360_.X output154.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _361_.X output155.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT _362_.X output156.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT _363_.X output157.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _364_.X output166.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2_.S (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3_.S (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4_.S (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4__S.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3__S.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2__S.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.Q cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.sky130_fd_sc_hd__buf_4_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.sky130_fd_sc_hd__buf_4_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_2_.X hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_1_.X hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.001))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_4_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_1_.X hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_1_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l4_in_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold69.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _351_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _359_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold63.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _350_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _358_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _349_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _357_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold67.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _348_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _356_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q output81.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0_.S (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1_.S (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2_.S (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3_.S (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4_.S (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4__S.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3__S.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2__S.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1__S.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0__S.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4__S.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.Q hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.Q cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.sky130_fd_sc_hd__buf_4_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l4_in_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.sky130_fd_sc_hd__buf_4_0__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l4_in_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.sky130_fd_sc_hd__buf_4_0__A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.sky130_fd_sc_hd__buf_4_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2_.X hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l4_in_0_.X hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.sky130_fd_sc_hd__buf_4_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l4_in_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.sky130_fd_sc_hd__buf_4_0__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2_.X hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0_.X hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.sky130_fd_sc_hd__buf_4_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_2_.X hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l4_in_0_.X hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.sky130_fd_sc_hd__buf_4_0_.X hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_1_.X hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_1_.X hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_3_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_0_.X hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_1_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l4_in_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.sky130_fd_sc_hd__buf_4_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z left_width_0_height_0_subtile_0__pin_inpad_0_ (0.028:0.028:0.028) (0.028:0.028:0.028))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0_.A1 (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0_.A1 (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0_.A1 (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0_.A1 (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0_.A1 (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0__A1.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0__A1.DIODE (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0__A1.DIODE (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0__A1.DIODE (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0__A1.DIODE (0.016:0.016:0.016) (0.015:0.015:0.016))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _355_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE_TE_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA__355__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _363_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__D.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold73.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_hold73_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _354_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE_TE_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA__354__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _362_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold76.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_hold76_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _353_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE_TE_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA__353__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _361_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.Y cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z hold71.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.Z ANTENNA_hold71_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X _352_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.TE_B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE_TE_B.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.X ANTENNA__352__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE.Z _360_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7__S.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6__S.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5__S.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4__S.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3__S.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_11\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_23\.mux_l1_in_0_.A0 (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_39\.mux_l1_in_0_.A0 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_5\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_55\.mux_l1_in_0_.A0 (0.009:0.009:0.009) (0.009:0.009:0.009))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output168.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output168_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_55\.mux_l1_in_0__A0.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_5\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_39\.mux_l1_in_0__A0.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_23\.mux_l1_in_0__A0.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_11\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_21\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_3\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_37\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_53\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_9\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output167.A (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output167_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_9\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_53\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_37\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_3\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_21\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X hold21.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X hold22.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_27\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_3\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_43\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_59\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.004:0.004:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_9\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output170.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output170_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_9\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_59\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_43\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_3\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_27\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_1\.mux_l1_in_1_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_25\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_41\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_57\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_7\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output169.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output169_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_7\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_57\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_41\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_25\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_1\.mux_l1_in_1__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_1\.mux_l2_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_15\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_31\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_47\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_7\.mux_l2_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output172.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output172_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_7\.mux_l2_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_47\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_31\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_15\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_1\.mux_l2_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_11\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_13\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_29\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_45\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_5\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output171.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output171_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_5\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_45\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_29\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_13\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_11\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_11\.mux_l2_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_35\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_5\.mux_l2_in_1_.A1 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_59\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output174.A (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output174_A.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_59\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_5\.mux_l2_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_35\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_11\.mux_l2_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_17\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_3\.mux_l2_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_33\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_49\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_9\.mux_l2_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output173.A (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output173_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_9\.mux_l2_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_49\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_33\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_3\.mux_l2_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_left_track_17\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7__S.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6__S.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5__S.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4__S.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3__S.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2__S.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1__S.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0__S.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output165.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output165_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output164.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output164_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output159.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output159_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output158.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output158_A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output161.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output161_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output160.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output160_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q _364_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.Q output79.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.X output78.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5__S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1__S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__D.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.Q ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.Q output80.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output163.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output163_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output162.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output162_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_bottom_track_1\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_11\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_bottom_track_11\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_13\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_15\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.Q hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_17\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.Q hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_19\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_21\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_23\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_25\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_27\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_29\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_3\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_bottom_track_3\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_31\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_33\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_35\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_45\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_47\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_49\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_5\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_bottom_track_5\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_51\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_53\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_55\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_57\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_59\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_7\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_bottom_track_7\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_9\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_bottom_track_9\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_1\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_1\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_left_track_1\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_11\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_11\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_11\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_11\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_left_track_11\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_13\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_13\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_13\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_15\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_15\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_15\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_17\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_17\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_17\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_19\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_19\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_21\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_21\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_23\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_23\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_25\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_25\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_27\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_27\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_29\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_29\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_29\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_3\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_3\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_3\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_3\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_left_track_3\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_31\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_31\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_31\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_33\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_33\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_33\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_35\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_35\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_35\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_37\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_37\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_39\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0_.Q hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_39\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_41\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_41\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_43\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_43\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_45\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_45\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_45\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_47\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_47\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_47\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_49\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_49\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_49\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_5\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_5\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_5\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_5\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_left_track_5\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_51\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_51\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.Q hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_53\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_53\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_55\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_55\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_57\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_57\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_59\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_59\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.Q cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_59\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_7\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_7\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_7\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_7\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_left_track_7\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_9\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.Q sb_8__8_\.mux_left_track_9\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_9\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.Q sb_8__8_\.mux_left_track_9\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.Q sb_8__8_\.mux_left_track_9\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_1\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1_.X sb_8__8_\.mux_bottom_track_1\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.mux_l3_in_0_.X sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X _347_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__347__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_11\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_11\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_11\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1_.X sb_8__8_\.mux_bottom_track_11\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.mux_l3_in_0_.X sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X _342_.A (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1_.A0 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1_.A0 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1_.A0 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1_.A0 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1_.A0 (0.008:0.008:0.008) (0.007:0.007:0.007))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1__A0.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1__A0.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1__A0.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1__A0.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__342__A.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_13\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X _341_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__341__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_15\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.X _340_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__340__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_17\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X _339_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__339__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_19\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.X _338_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__338__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_21\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X _337_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__337__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_23\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.X _336_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__336__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_25\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X _335_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3_.A0 (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3__A0.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__335__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_27\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X _334_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__334__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_29\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_29\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X _333_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__333__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_3\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_3\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_3\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1_.X sb_8__8_\.mux_bottom_track_3\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.mux_l3_in_0_.X sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X _346_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__346__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_31\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_31\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X _332_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__332__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_33\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_33\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X _331_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__331__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_35\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_35\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.X _330_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__330__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_45\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_45\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_.X _325_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_47\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_47\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_47\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_47\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_47\.sky130_fd_sc_hd__buf_4_0_.X _324_.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_47\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_49\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_49\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X _323_.A (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__323__A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_5\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_5\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_5\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1_.X sb_8__8_\.mux_bottom_track_5\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.mux_l3_in_0_.X sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X _345_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__345__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_51\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_51\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_51\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.sky130_fd_sc_hd__buf_4_0_.X _322_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_51\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_53\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X _321_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__321__A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_55\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_55\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_55\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_55\.sky130_fd_sc_hd__buf_4_0_.X _320_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_55\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_57\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_.X _319_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_59\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_59\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_59\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_59\.sky130_fd_sc_hd__buf_4_0_.X _318_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_59\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_7\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_7\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_7\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1_.X sb_8__8_\.mux_bottom_track_7\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.mux_l3_in_0_.X sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X _344_.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__344__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0_.X sb_8__8_\.mux_bottom_track_9\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1_.X sb_8__8_\.mux_bottom_track_9\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.mux_l2_in_0_.X sb_8__8_\.mux_bottom_track_9\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1_.X sb_8__8_\.mux_bottom_track_9\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.mux_l3_in_0_.X sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X _343_.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1_.A0 (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1__A0.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__343__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_1\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.mux_l2_in_1_.X sb_8__8_\.mux_left_track_1\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.mux_l3_in_0_.X sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X _317_.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__317__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_11\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_11\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_11\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.mux_l2_in_1_.X sb_8__8_\.mux_left_track_11\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.mux_l3_in_0_.X sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X _312_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__312__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_13\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_13\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X _311_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__311__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_15\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_15\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.X _310_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__310__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_17\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_17\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X _309_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__309__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_19\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.X _308_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__308__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_21\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X _307_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__307__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_23\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_23\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_23\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_23\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_23\.sky130_fd_sc_hd__buf_4_0_.X _306_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_23\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_23\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_25\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X _305_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__305__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_27\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X _304_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__304__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_29\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_29\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_29\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.sky130_fd_sc_hd__buf_4_0_.X _303_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_29\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_3\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_3\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_3\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.mux_l2_in_1_.X sb_8__8_\.mux_left_track_3\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.mux_l3_in_0_.X sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X _316_.A (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__316__A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_31\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_31\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X _302_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__302__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_33\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_33\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_33\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.sky130_fd_sc_hd__buf_4_0_.X _301_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_33\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3_.A0 (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_35\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_35\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_35\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.sky130_fd_sc_hd__buf_4_0_.X _300_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_35\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_37\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_.X _299_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_39\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X _298_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__298__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_41\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X _297_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2__A1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__297__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_43\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_43\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_43\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_43\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_43\.sky130_fd_sc_hd__buf_4_0_.X _296_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_43\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_43\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_45\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_45\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X _295_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__295__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_47\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_47\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_47\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_47\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_47\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_47\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_47\.sky130_fd_sc_hd__buf_4_0_.X _294_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_47\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_49\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_49\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X _293_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__293__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_5\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_5\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_5\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.mux_l2_in_1_.X sb_8__8_\.mux_left_track_5\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.mux_l3_in_0_.X sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X _315_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__315__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_51\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.X _292_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__292__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_53\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X _291_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3_.A1 (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__291__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_55\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_55\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_55\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_55\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_55\.sky130_fd_sc_hd__buf_4_0_.X _290_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_55\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_57\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X _289_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__289__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_59\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_59\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_59\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_59\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_59\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_59\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_59\.sky130_fd_sc_hd__buf_4_0_.X _288_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_59\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_7\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_7\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_7\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.mux_l2_in_1_.X sb_8__8_\.mux_left_track_7\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.mux_l3_in_0_.X sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X _314_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__314__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.mux_l1_in_0_.X sb_8__8_\.mux_left_track_9\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.mux_l1_in_1_.X sb_8__8_\.mux_left_track_9\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.mux_l2_in_0_.X sb_8__8_\.mux_left_track_9\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.mux_l2_in_1_.X sb_8__8_\.mux_left_track_9\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.mux_l3_in_0_.X sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X _313_.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_.X ANTENNA__313__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input1.X hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input2.X hold115.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input3.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input3.X sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input3.X ANTENNA_sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input3.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input4.X _329_.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input4.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_1_.A0 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input4.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input4.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input4.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X hold48.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X ANTENNA_hold48_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input4.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input4.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input4.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_1__A0.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input4.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input4.X ANTENNA__329__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input5.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input5.X ANTENNA_sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input5.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input5.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input6.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input6.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input6.X sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input6.X ANTENNA_sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input6.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input6.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input7.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_3_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X ANTENNA_sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input7.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_3__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input8.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X ANTENNA_sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input8.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input9.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X ANTENNA_sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input9.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input10.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input10.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_1_.A0 (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT input10.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input10.X sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0_.A0 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input10.X ANTENNA_sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0__A0.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input10.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input10.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_1__A0.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT input10.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input11.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3_.A1 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT input11.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input11.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input11.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input11.X sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input11.X ANTENNA_sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input11.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input11.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input11.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input11.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input12.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT input12.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input12.X sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input12.X ANTENNA_sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input12.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input12.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input13.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input13.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input13.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input13.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input13.X sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0_.A0 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input13.X ANTENNA_sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0__A0.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input13.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input13.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input13.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input13.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input14.X ANTENNA_sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input14.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input14.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input15.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input15.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input15.X sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input15.X ANTENNA_sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input15.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input15.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input16.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input16.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input16.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input16.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input16.X sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input16.X ANTENNA_sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input16.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input16.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input16.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input16.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input17.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input17.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input17.X sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input17.X ANTENNA_sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input17.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input17.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input18.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input18.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input18.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input18.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input18.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2_.A1 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input18.X sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input18.X ANTENNA_sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input18.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input18.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input18.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input18.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input18.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input19.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input19.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input19.X ANTENNA_sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input19.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input19.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input19.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1_.A1 (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1__A1.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input20.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input21.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input21.X sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input21.X ANTENNA_sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input21.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input22.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input22.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input22.X ANTENNA_sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input22.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input22.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input22.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input22.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input23.X ANTENNA_sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input23.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input24.X ANTENNA_sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input24.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input25.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input25.X sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input25.X ANTENNA_sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input25.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input26.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_2_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_2_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_2_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_2_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X ANTENNA_sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_2__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_2__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_2__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input26.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_2__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input27.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input27.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input27.X sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input27.X ANTENNA_sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input27.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input27.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input28.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_2_.A0 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_2_.A0 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_2_.A0 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2_.A0 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_2_.A0 (0.008:0.008:0.008) (0.007:0.007:0.007))
    (INTERCONNECT input28.X sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input28.X ANTENNA_sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input28.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_2__A0.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input28.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2__A0.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_2__A0.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_2__A0.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input28.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_2__A0.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT input29.X sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input29.X hold38.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input29.X ANTENNA_hold38_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input29.X ANTENNA_sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input30.X _326_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input30.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT input30.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input30.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input30.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input30.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input30.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input30.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input30.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input30.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input30.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input30.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input30.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4__A1.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT input30.X ANTENNA__326__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input31.X _327_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input31.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input31.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input31.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input31.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input31.X ANTENNA__327__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X _328_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input32.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input32.X ANTENNA__328__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input33.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input33.X sb_8__8_\.mux_left_track_1\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input33.X ANTENNA_sb_8__8_\.mux_left_track_1\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input33.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input34.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input34.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_1_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input34.X sb_8__8_\.mux_left_track_41\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input34.X hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input34.X ANTENNA_hold31_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input34.X ANTENNA_sb_8__8_\.mux_left_track_41\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input34.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_1__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input34.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input35.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input35.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input35.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4_.A1 (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input35.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input35.X sb_8__8_\.mux_left_track_39\.mux_l1_in_0_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input35.X ANTENNA_sb_8__8_\.mux_left_track_39\.mux_l1_in_0__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input35.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4__A1.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input35.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4__A1.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input35.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input35.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input36.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input36.X sb_8__8_\.mux_left_track_37\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input36.X hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input36.X ANTENNA_hold52_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input36.X ANTENNA_sb_8__8_\.mux_left_track_37\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input36.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_1__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input37.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input37.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input37.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input37.X sb_8__8_\.mux_left_track_35\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input37.X ANTENNA_sb_8__8_\.mux_left_track_35\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input37.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT input37.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input37.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input38.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input38.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input38.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input38.X sb_8__8_\.mux_left_track_33\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input38.X ANTENNA_sb_8__8_\.mux_left_track_33\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input38.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input38.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input38.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input39.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input39.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input39.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input39.X sb_8__8_\.mux_left_track_31\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input39.X ANTENNA_sb_8__8_\.mux_left_track_31\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input39.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3__A1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input39.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3__A1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input39.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3__A1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input40.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input40.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input40.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input40.X sb_8__8_\.mux_left_track_29\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input40.X ANTENNA_sb_8__8_\.mux_left_track_29\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input40.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input40.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input40.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input41.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X sb_8__8_\.mux_left_track_27\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input41.X ANTENNA_sb_8__8_\.mux_left_track_27\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input41.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input41.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input42.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input42.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input42.X sb_8__8_\.mux_left_track_25\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input42.X ANTENNA_sb_8__8_\.mux_left_track_25\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input42.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input42.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input43.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X sb_8__8_\.mux_left_track_23\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input43.X ANTENNA_sb_8__8_\.mux_left_track_23\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input43.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input43.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input44.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X sb_8__8_\.mux_left_track_59\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X hold43.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X ANTENNA_hold43_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X ANTENNA_sb_8__8_\.mux_left_track_59\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input44.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input45.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input45.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input45.X sb_8__8_\.mux_left_track_21\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input45.X ANTENNA_sb_8__8_\.mux_left_track_21\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input45.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input45.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT input46.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X sb_8__8_\.mux_left_track_19\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X ANTENNA_sb_8__8_\.mux_left_track_19\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input46.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input47.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input47.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input47.X sb_8__8_\.mux_left_track_17\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input47.X ANTENNA_sb_8__8_\.mux_left_track_17\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input47.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input47.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input48.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X sb_8__8_\.mux_left_track_15\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X ANTENNA_sb_8__8_\.mux_left_track_15\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input48.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input48.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input49.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input49.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X sb_8__8_\.mux_left_track_13\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input49.X ANTENNA_sb_8__8_\.mux_left_track_13\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input49.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input49.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input49.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X sb_8__8_\.mux_left_track_11\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X ANTENNA_sb_8__8_\.mux_left_track_11\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input50.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X sb_8__8_\.mux_left_track_9\.mux_l1_in_0_.A1 (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_sb_8__8_\.mux_left_track_9\.mux_l1_in_0__A1.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input51.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input52.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input52.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input52.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input52.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input52.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input52.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input52.X sb_8__8_\.mux_left_track_7\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input52.X ANTENNA_sb_8__8_\.mux_left_track_7\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input52.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input52.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input52.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0__A1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input52.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input52.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input52.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X sb_8__8_\.mux_left_track_5\.mux_l1_in_0_.A1 (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input53.X ANTENNA_sb_8__8_\.mux_left_track_5\.mux_l1_in_0__A1.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input53.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input54.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X sb_8__8_\.mux_left_track_3\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X hold55.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input54.X ANTENNA_hold55_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input54.X ANTENNA_sb_8__8_\.mux_left_track_3\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input54.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input55.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input55.X sb_8__8_\.mux_left_track_57\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input55.X ANTENNA_sb_8__8_\.mux_left_track_57\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input55.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X sb_8__8_\.mux_left_track_55\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X ANTENNA_sb_8__8_\.mux_left_track_55\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input56.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input57.X cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input57.X cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT input57.X sb_8__8_\.mux_left_track_53\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input57.X ANTENNA_sb_8__8_\.mux_left_track_53\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input57.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input57.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input58.X cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_2_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input58.X cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input58.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input58.X cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input58.X cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_2_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input58.X sb_8__8_\.mux_left_track_51\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input58.X ANTENNA_sb_8__8_\.mux_left_track_51\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input58.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input58.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input58.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT input58.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_2__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input58.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_2__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT input59.X cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input59.X sb_8__8_\.mux_left_track_49\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input59.X ANTENNA_sb_8__8_\.mux_left_track_49\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input59.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2__A0.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input60.X cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_4_.A1 (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT input60.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input60.X cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input60.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input60.X sb_8__8_\.mux_left_track_47\.mux_l1_in_0_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input60.X ANTENNA_sb_8__8_\.mux_left_track_47\.mux_l1_in_0__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input60.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input60.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input60.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input60.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input61.X cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input61.X cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input61.X sb_8__8_\.mux_left_track_45\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input61.X ANTENNA_sb_8__8_\.mux_left_track_45\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input61.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input61.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_1_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X sb_8__8_\.mux_left_track_43\.mux_l1_in_0_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X ANTENNA_sb_8__8_\.mux_left_track_43\.mux_l1_in_0__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_1__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input62.X ANTENNA_cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4__A1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input63.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input64.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT input65.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input66.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input67.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input68.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input68.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input69.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input70.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input71.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input71.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input71.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input71.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE.B_N (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input71.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input71.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT input71.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input71.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT input71.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input71.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE_B_N.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT input72.X hold5.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input73.X hold14.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input74.X hold18.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input75.X hold24.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input76.X hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input77.X hold20.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT output78.X bottom_width_0_height_0_subtile_0__pin_cout_0_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output79.X bottom_width_0_height_0_subtile_0__pin_reg_out_0_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output80.X ccff_tail (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output81.X ccff_tail_0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output82.X chanx_left_out[0] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output83.X chanx_left_out[10] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output84.X chanx_left_out[11] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output85.X chanx_left_out[12] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output86.X chanx_left_out[13] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output87.X chanx_left_out[14] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output88.X chanx_left_out[15] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output89.X chanx_left_out[16] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output90.X chanx_left_out[17] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output91.X chanx_left_out[18] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output92.X chanx_left_out[19] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output93.X chanx_left_out[1] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output94.X chanx_left_out[20] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output95.X chanx_left_out[21] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output96.X chanx_left_out[22] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output97.X chanx_left_out[23] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output98.X chanx_left_out[24] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output99.X chanx_left_out[25] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output100.X chanx_left_out[26] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output101.X chanx_left_out[27] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output102.X chanx_left_out[28] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output103.X chanx_left_out[29] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output104.X chanx_left_out[2] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output105.X chanx_left_out[3] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output106.X chanx_left_out[4] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output107.X chanx_left_out[5] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output108.X chanx_left_out[6] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output109.X chanx_left_out[7] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output110.X chanx_left_out[8] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output111.X chanx_left_out[9] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output112.X chany_bottom_out[0] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output113.X chany_bottom_out[10] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output114.X chany_bottom_out[11] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output115.X chany_bottom_out[12] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output116.X chany_bottom_out[13] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output117.X chany_bottom_out[14] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output118.X chany_bottom_out[15] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output119.X chany_bottom_out[16] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output120.X chany_bottom_out[17] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output121.X chany_bottom_out[18] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output122.X chany_bottom_out[19] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output123.X chany_bottom_out[1] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output124.X chany_bottom_out[20] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output125.X chany_bottom_out[21] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output126.X chany_bottom_out[22] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output127.X chany_bottom_out[23] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output128.X chany_bottom_out[24] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output129.X chany_bottom_out[25] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output130.X chany_bottom_out[26] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output131.X chany_bottom_out[27] (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT output132.X chany_bottom_out[28] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output133.X chany_bottom_out[29] (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output134.X chany_bottom_out[2] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output135.X chany_bottom_out[3] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output136.X chany_bottom_out[4] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output137.X chany_bottom_out[5] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output138.X chany_bottom_out[6] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output139.X chany_bottom_out[7] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output140.X chany_bottom_out[8] (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output141.X chany_bottom_out[9] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output142.X gfpga_pad_io_soc_dir[0] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output143.X gfpga_pad_io_soc_dir[1] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output144.X gfpga_pad_io_soc_dir[2] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output145.X gfpga_pad_io_soc_dir[3] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output146.X gfpga_pad_io_soc_dir_0[0] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output147.X gfpga_pad_io_soc_dir_0[1] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output148.X gfpga_pad_io_soc_dir_0[2] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output149.X gfpga_pad_io_soc_dir_0[3] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output150.X gfpga_pad_io_soc_out[0] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output151.X gfpga_pad_io_soc_out[1] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output152.X gfpga_pad_io_soc_out[2] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output153.X gfpga_pad_io_soc_out[3] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output154.X gfpga_pad_io_soc_out_0[0] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output155.X gfpga_pad_io_soc_out_0[1] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output156.X gfpga_pad_io_soc_out_0[2] (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output157.X gfpga_pad_io_soc_out_0[3] (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output158.X right_width_0_height_0_subtile_0__pin_O_10_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output159.X right_width_0_height_0_subtile_0__pin_O_11_ (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT output160.X right_width_0_height_0_subtile_0__pin_O_12_ (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output161.X right_width_0_height_0_subtile_0__pin_O_13_ (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output162.X right_width_0_height_0_subtile_0__pin_O_14_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output163.X right_width_0_height_0_subtile_0__pin_O_15_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output164.X right_width_0_height_0_subtile_0__pin_O_8_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output165.X right_width_0_height_0_subtile_0__pin_O_9_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT output166.X sc_out (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT output167.X top_width_0_height_0_subtile_0__pin_O_0_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output168.X top_width_0_height_0_subtile_0__pin_O_1_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output169.X top_width_0_height_0_subtile_0__pin_O_2_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output170.X top_width_0_height_0_subtile_0__pin_O_3_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output171.X top_width_0_height_0_subtile_0__pin_O_4_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output172.X top_width_0_height_0_subtile_0__pin_O_5_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output173.X top_width_0_height_0_subtile_0__pin_O_6_ (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output174.X top_width_0_height_0_subtile_0__pin_O_7_ (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.010:0.010:0.010) (0.009:0.009:0.009))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.023:0.023:0.023) (0.023:0.023:0.023))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.029:0.029:0.029) (0.029:0.029:0.029))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.035:0.035:0.035) (0.034:0.034:0.034))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.040:0.040:0.040) (0.039:0.039:0.039))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.067:0.067:0.067) (0.065:0.065:0.065))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.071:0.071:0.071) (0.068:0.068:0.068))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.077:0.077:0.077) (0.074:0.074:0.074))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.079:0.079:0.079) (0.075:0.075:0.075))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.079:0.079:0.079) (0.076:0.076:0.076))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.080:0.080:0.080) (0.076:0.076:0.076))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.095:0.095:0.095) (0.091:0.091:0.091))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.098:0.098:0.098) (0.093:0.093:0.093))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.082:0.082:0.082) (0.078:0.078:0.078))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.092:0.092:0.092) (0.088:0.088:0.088))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.102:0.102:0.102) (0.097:0.097:0.097))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.100:0.100:0.100) (0.095:0.095:0.095))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.103:0.103:0.103) (0.098:0.098:0.098))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.107:0.107:0.107) (0.101:0.101:0.101))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.105:0.105:0.105) (0.099:0.099:0.099))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.105:0.105:0.105) (0.099:0.099:0.099))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.108:0.108:0.108) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.108:0.108:0.108) (0.103:0.103:0.103))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.111:0.111:0.111) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.112:0.112:0.112) (0.107:0.107:0.107))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.112:0.112:0.112) (0.107:0.107:0.107))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.111:0.111:0.111) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.111:0.111:0.111) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.111:0.111:0.111) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.073:0.073:0.073) (0.070:0.070:0.070))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.050:0.050:0.050) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.058:0.058:0.058) (0.057:0.057:0.057))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.050:0.050:0.050) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.050:0.050:0.050) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.052:0.052:0.052) (0.051:0.051:0.051))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.038:0.038:0.038) (0.037:0.037:0.037))
    (INTERCONNECT load_slew175.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.034:0.034:0.034) (0.034:0.034:0.034))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.050:0.050:0.050) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.050:0.050:0.050) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.058:0.058:0.058) (0.057:0.057:0.057))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.050:0.050:0.050) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.046:0.046:0.046) (0.044:0.044:0.044))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.073:0.073:0.073) (0.070:0.070:0.070))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.111:0.111:0.111) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.108:0.108:0.108) (0.103:0.103:0.103))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.112:0.112:0.112) (0.107:0.107:0.107))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.112:0.112:0.112) (0.107:0.107:0.107))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.110:0.110:0.110) (0.104:0.104:0.104))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.109:0.109:0.109) (0.103:0.103:0.103))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.108:0.108:0.108) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.108:0.108:0.108) (0.103:0.103:0.103))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.112:0.112:0.112) (0.106:0.106:0.106))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.106:0.106:0.106) (0.101:0.101:0.101))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.101:0.101:0.101) (0.096:0.096:0.096))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.100:0.100:0.100) (0.095:0.095:0.095))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.090:0.090:0.090) (0.086:0.086:0.086))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.085:0.085:0.085) (0.082:0.082:0.082))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.096:0.096:0.096) (0.092:0.092:0.092))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.095:0.095:0.095) (0.091:0.091:0.091))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.080:0.080:0.080) (0.076:0.076:0.076))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.079:0.079:0.079) (0.076:0.076:0.076))
    (INTERCONNECT load_slew175.X ANTENNA_sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.066:0.066:0.066) (0.063:0.063:0.063))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.060:0.060:0.060) (0.058:0.058:0.058))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.036:0.036:0.036) (0.035:0.035:0.035))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.034:0.034:0.034) (0.033:0.033:0.033))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.027:0.027:0.027) (0.027:0.027:0.027))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013))
    (INTERCONNECT load_slew175.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.019:0.019:0.019) (0.019:0.019:0.019))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT load_slew176.X load_slew175.A (0.021:0.021:0.021) (0.021:0.021:0.021))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.024:0.024:0.024) (0.024:0.024:0.024))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.031:0.031:0.031) (0.030:0.030:0.030))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.036:0.036:0.036) (0.035:0.035:0.035))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.042:0.042:0.042) (0.041:0.041:0.041))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.054:0.054:0.054) (0.052:0.052:0.052))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.060:0.060:0.060) (0.058:0.058:0.058))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.083:0.083:0.083) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.085:0.085:0.085) (0.082:0.082:0.082))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.095:0.095:0.095) (0.091:0.091:0.091))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.100:0.100:0.100) (0.096:0.096:0.096))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.103:0.103:0.103) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.103:0.103:0.103) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.099:0.099:0.099) (0.094:0.094:0.094))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.103:0.103:0.103) (0.098:0.098:0.098))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.102:0.102:0.102) (0.098:0.098:0.098))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.106:0.106:0.106) (0.101:0.101:0.101))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.108:0.108:0.108) (0.102:0.102:0.102))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.108:0.108:0.108) (0.103:0.103:0.103))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.109:0.109:0.109) (0.103:0.103:0.103))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.103:0.103:0.103) (0.098:0.098:0.098))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.103:0.103:0.103) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.110:0.110:0.110) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.089:0.089:0.089) (0.086:0.086:0.086))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.089:0.089:0.089) (0.086:0.086:0.086))
    (INTERCONNECT load_slew176.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.092:0.092:0.092) (0.088:0.088:0.088))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.084:0.084:0.084) (0.080:0.080:0.080))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.085:0.085:0.085) (0.082:0.082:0.082))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.074:0.074:0.074) (0.072:0.072:0.072))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew176.X sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.043:0.043:0.043) (0.042:0.042:0.042))
    (INTERCONNECT load_slew176.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.034:0.034:0.034) (0.033:0.033:0.033))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.011:0.011:0.011) (0.010:0.010:0.010))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.021:0.021:0.021) (0.021:0.021:0.021))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.022:0.022:0.022) (0.022:0.022:0.022))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.021:0.021:0.021) (0.021:0.021:0.021))
    (INTERCONNECT load_slew176.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.011:0.011:0.011) (0.010:0.010:0.010))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.021:0.021:0.021) (0.021:0.021:0.021))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.021:0.021:0.021) (0.021:0.021:0.021))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.011:0.011:0.011) (0.010:0.010:0.010))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.034:0.034:0.034) (0.033:0.033:0.033))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.043:0.043:0.043) (0.042:0.042:0.042))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.076:0.076:0.076) (0.073:0.073:0.073))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.078:0.078:0.078) (0.075:0.075:0.075))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.092:0.092:0.092) (0.088:0.088:0.088))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.091:0.091:0.091) (0.088:0.088:0.088))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.104:0.104:0.104) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.110:0.110:0.110) (0.105:0.105:0.105))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.104:0.104:0.104) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.103:0.103:0.103) (0.098:0.098:0.098))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.103:0.103:0.103) (0.099:0.099:0.099))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.108:0.108:0.108) (0.103:0.103:0.103))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.107:0.107:0.107) (0.102:0.102:0.102))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.105:0.105:0.105) (0.100:0.100:0.100))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.101:0.101:0.101) (0.096:0.096:0.096))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.103:0.103:0.103) (0.098:0.098:0.098))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.098:0.098:0.098) (0.094:0.094:0.094))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.102:0.102:0.102) (0.097:0.097:0.097))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.101:0.101:0.101) (0.096:0.096:0.096))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.099:0.099:0.099) (0.095:0.095:0.095))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.094:0.094:0.094) (0.090:0.090:0.090))
    (INTERCONNECT load_slew176.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.085:0.085:0.085) (0.082:0.082:0.082))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew176.X ANTENNA_sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.041:0.041:0.041) (0.040:0.040:0.040))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.033:0.033:0.033) (0.033:0.033:0.033))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.030:0.030:0.030) (0.029:0.029:0.029))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.024:0.024:0.024) (0.024:0.024:0.024))
    (INTERCONNECT load_slew176.X ANTENNA_load_slew175_A.DIODE (0.021:0.021:0.021) (0.021:0.021:0.021))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014))
    (INTERCONNECT load_slew176.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.018:0.018:0.018) (0.018:0.018:0.018))
    (INTERCONNECT load_slew176.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.011:0.011:0.011) (0.010:0.010:0.010))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.006:0.006:0.006) (0.005:0.005:0.005))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.014:0.014:0.014) (0.013:0.013:0.013))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.014:0.014:0.014) (0.013:0.013:0.013))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.019:0.019:0.019) (0.018:0.018:0.018))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.021:0.021:0.021) (0.020:0.020:0.020))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.028:0.028:0.028) (0.027:0.027:0.027))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.037:0.037:0.037) (0.036:0.036:0.036))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.039:0.039:0.039) (0.038:0.038:0.038))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.042:0.042:0.042) (0.041:0.041:0.041))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.052:0.052:0.052) (0.050:0.050:0.050))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.053:0.053:0.053) (0.051:0.051:0.051))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.053:0.053:0.053) (0.051:0.051:0.051))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.053:0.053:0.053) (0.051:0.051:0.051))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.067:0.067:0.067) (0.065:0.065:0.065))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.067:0.067:0.067) (0.065:0.065:0.065))
    (INTERCONNECT load_slew177.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.079:0.079:0.079) (0.076:0.076:0.076))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.086:0.086:0.086) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.086:0.086:0.086) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.085:0.085:0.085) (0.082:0.082:0.082))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.083:0.083:0.083) (0.079:0.079:0.079))
    (INTERCONNECT load_slew177.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.068:0.068:0.068) (0.065:0.065:0.065))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.056:0.056:0.056) (0.054:0.054:0.054))
    (INTERCONNECT load_slew177.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.061:0.061:0.061) (0.059:0.059:0.059))
    (INTERCONNECT load_slew177.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.059:0.059:0.059) (0.058:0.058:0.058))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.072:0.072:0.072) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.073:0.073:0.073) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.072:0.072:0.072) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.083:0.083:0.083) (0.079:0.079:0.079))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.073:0.073:0.073) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.061:0.061:0.061) (0.059:0.059:0.059))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.061:0.061:0.061) (0.059:0.059:0.059))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.031:0.031:0.031) (0.031:0.031:0.031))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.028:0.028:0.028) (0.027:0.027:0.027))
    (INTERCONNECT load_slew177.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew177.X sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.016:0.016:0.016) (0.015:0.015:0.015))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.028:0.028:0.028) (0.027:0.027:0.027))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.030:0.030:0.030) (0.029:0.029:0.029))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.061:0.061:0.061) (0.059:0.059:0.059))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.065:0.065:0.065) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.061:0.061:0.061) (0.059:0.059:0.059))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.072:0.072:0.072) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.081:0.081:0.081) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.072:0.072:0.072) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.072:0.072:0.072) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.073:0.073:0.073) (0.070:0.070:0.070))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.066:0.066:0.066) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.066:0.066:0.066) (0.063:0.063:0.063))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.060:0.060:0.060) (0.058:0.058:0.058))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.060:0.060:0.060) (0.058:0.058:0.058))
    (INTERCONNECT load_slew177.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew177.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.057:0.057:0.057) (0.056:0.056:0.056))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.068:0.068:0.068) (0.065:0.065:0.065))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.074:0.074:0.074) (0.072:0.072:0.072))
    (INTERCONNECT load_slew177.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.083:0.083:0.083) (0.079:0.079:0.079))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.086:0.086:0.086) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.086:0.086:0.086) (0.082:0.082:0.082))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.089:0.089:0.089) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.088:0.088:0.088) (0.085:0.085:0.085))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.077:0.077:0.077) (0.074:0.074:0.074))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew177.X ANTENNA_cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.067:0.067:0.067) (0.065:0.065:0.065))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.053:0.053:0.053) (0.051:0.051:0.051))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.053:0.053:0.053) (0.051:0.051:0.051))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.051:0.051:0.051) (0.049:0.049:0.049))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.048:0.048:0.048) (0.047:0.047:0.047))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.040:0.040:0.040) (0.039:0.039:0.039))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.038:0.038:0.038) (0.037:0.037:0.037))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT load_slew177.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.028:0.028:0.028) (0.027:0.027:0.027))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.021:0.021:0.021) (0.020:0.020:0.020))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.018:0.018:0.018) (0.017:0.017:0.017))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT load_slew177.X ANTENNA_sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.022:0.022:0.022) (0.022:0.022:0.022))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.025:0.025:0.025) (0.025:0.025:0.025))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.030:0.030:0.030) (0.030:0.030:0.030))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.037:0.037:0.037) (0.037:0.037:0.037))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.051:0.051:0.051) (0.051:0.051:0.051))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.054:0.054:0.054) (0.053:0.053:0.053))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.071:0.071:0.071) (0.070:0.070:0.070))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.077:0.077:0.077) (0.076:0.076:0.076))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.078:0.078:0.078) (0.077:0.077:0.077))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.078:0.078:0.078) (0.077:0.077:0.077))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.084:0.084:0.084) (0.083:0.083:0.083))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.090:0.090:0.090) (0.088:0.088:0.088))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.089:0.089:0.089) (0.087:0.087:0.087))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.100:0.100:0.100) (0.098:0.098:0.098))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.109:0.109:0.109) (0.107:0.107:0.107))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.109:0.109:0.109) (0.107:0.107:0.107))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.109:0.109:0.109) (0.107:0.107:0.107))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.100:0.100:0.100) (0.098:0.098:0.098))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.101:0.101:0.101) (0.099:0.099:0.099))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.102:0.102:0.102) (0.100:0.100:0.100))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.105:0.105:0.105) (0.103:0.103:0.103))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.103:0.103:0.103) (0.101:0.101:0.101))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.099:0.099:0.099) (0.097:0.097:0.097))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.109:0.109:0.109) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.105:0.105:0.105) (0.103:0.103:0.103))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.114:0.114:0.114) (0.111:0.111:0.111))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.117:0.117:0.117) (0.115:0.115:0.115))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.111:0.111:0.111) (0.108:0.108:0.108))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.112:0.112:0.112) (0.110:0.110:0.110))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.115:0.115:0.115) (0.112:0.112:0.112))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.117:0.117:0.117) (0.115:0.115:0.115))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.119:0.119:0.119) (0.117:0.117:0.117))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.116:0.116:0.116) (0.113:0.113:0.113))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.118:0.118:0.118) (0.115:0.115:0.115))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.119:0.119:0.119) (0.117:0.117:0.117))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.120:0.120:0.120) (0.117:0.117:0.117))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.119:0.119:0.119) (0.116:0.116:0.116))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.121:0.121:0.121) (0.118:0.118:0.118))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.121:0.121:0.121) (0.118:0.118:0.118))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.121:0.121:0.121) (0.119:0.119:0.119))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.125:0.125:0.125) (0.122:0.122:0.122))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.124:0.124:0.124) (0.122:0.122:0.122))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.125:0.125:0.125) (0.122:0.122:0.122))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.121:0.121:0.121) (0.119:0.119:0.119))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.122:0.122:0.122) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.123:0.123:0.123) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.118:0.118:0.118) (0.115:0.115:0.115))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.109:0.109:0.109) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.092:0.092:0.092) (0.090:0.090:0.090))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.092:0.092:0.092) (0.090:0.090:0.090))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.094:0.094:0.094) (0.092:0.092:0.092))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.080:0.080:0.080) (0.079:0.079:0.079))
    (INTERCONNECT load_slew178.X load_slew177.A (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.047:0.047:0.047) (0.047:0.047:0.047))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.052:0.052:0.052) (0.051:0.051:0.051))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew178.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.057:0.057:0.057) (0.056:0.056:0.056))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.053:0.053:0.053) (0.052:0.052:0.052))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.046:0.046:0.046) (0.046:0.046:0.046))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.039:0.039:0.039) (0.038:0.038:0.038))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.040:0.040:0.040) (0.039:0.039:0.039))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.045:0.045:0.045) (0.045:0.045:0.045))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.051:0.051:0.051) (0.050:0.050:0.050))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.057:0.057:0.057) (0.056:0.056:0.056))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.069:0.069:0.069) (0.068:0.068:0.068))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT load_slew178.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.064:0.064:0.064) (0.063:0.063:0.063))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.055:0.055:0.055) (0.054:0.054:0.054))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.052:0.052:0.052) (0.051:0.051:0.051))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.048:0.048:0.048) (0.047:0.047:0.047))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT load_slew178.X ANTENNA_load_slew177_A.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.080:0.080:0.080) (0.078:0.078:0.078))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.107:0.107:0.107) (0.105:0.105:0.105))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.116:0.116:0.116) (0.113:0.113:0.113))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.124:0.124:0.124) (0.121:0.121:0.121))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.123:0.123:0.123) (0.120:0.120:0.120))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.125:0.125:0.125) (0.122:0.122:0.122))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.124:0.124:0.124) (0.122:0.122:0.122))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.125:0.125:0.125) (0.122:0.122:0.122))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.122:0.122:0.122) (0.119:0.119:0.119))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.121:0.121:0.121) (0.118:0.118:0.118))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.121:0.121:0.121) (0.118:0.118:0.118))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.119:0.119:0.119) (0.116:0.116:0.116))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.120:0.120:0.120) (0.117:0.117:0.117))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.118:0.118:0.118) (0.115:0.115:0.115))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.116:0.116:0.116) (0.113:0.113:0.113))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.116:0.116:0.116) (0.113:0.113:0.113))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.119:0.119:0.119) (0.117:0.117:0.117))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.117:0.117:0.117) (0.114:0.114:0.114))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.114:0.114:0.114) (0.111:0.111:0.111))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.112:0.112:0.112) (0.110:0.110:0.110))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.111:0.111:0.111) (0.108:0.108:0.108))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.117:0.117:0.117) (0.115:0.115:0.115))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.114:0.114:0.114) (0.111:0.111:0.111))
    (INTERCONNECT load_slew178.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.108:0.108:0.108) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.107:0.107:0.107) (0.105:0.105:0.105))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.105:0.105:0.105) (0.103:0.103:0.103))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.109:0.109:0.109) (0.106:0.106:0.106))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.097:0.097:0.097) (0.095:0.095:0.095))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.103:0.103:0.103) (0.101:0.101:0.101))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.102:0.102:0.102) (0.099:0.099:0.099))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.096:0.096:0.096) (0.094:0.094:0.094))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.101:0.101:0.101) (0.099:0.099:0.099))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.100:0.100:0.100) (0.098:0.098:0.098))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.109:0.109:0.109) (0.107:0.107:0.107))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.109:0.109:0.109) (0.107:0.107:0.107))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.109:0.109:0.109) (0.107:0.107:0.107))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.100:0.100:0.100) (0.098:0.098:0.098))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.089:0.089:0.089) (0.087:0.087:0.087))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.086:0.086:0.086) (0.085:0.085:0.085))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.084:0.084:0.084) (0.082:0.082:0.082))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.078:0.078:0.078) (0.077:0.077:0.077))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.078:0.078:0.078) (0.077:0.077:0.077))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.077:0.077:0.077) (0.075:0.075:0.075))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.055:0.055:0.055) (0.054:0.054:0.054))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.054:0.054:0.054) (0.053:0.053:0.053))
    (INTERCONNECT load_slew178.X ANTENNA_sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.050:0.050:0.050) (0.049:0.049:0.049))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.043:0.043:0.043) (0.042:0.042:0.042))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.038:0.038:0.038) (0.037:0.037:0.037))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.032:0.032:0.032) (0.031:0.031:0.031))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.026:0.026:0.026) (0.026:0.026:0.026))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020))
    (INTERCONNECT load_slew178.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.015:0.015:0.015) (0.014:0.014:0.014))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.024:0.024:0.024) (0.023:0.023:0.023))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X load_slew178.A (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.024:0.024:0.024) (0.023:0.023:0.023))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.025:0.025:0.025) (0.025:0.025:0.025))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.018:0.018:0.018) (0.017:0.017:0.017))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.023:0.023:0.023) (0.022:0.022:0.022))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.034:0.034:0.034) (0.033:0.033:0.033))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.044:0.044:0.044) (0.043:0.043:0.043))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.035:0.035:0.035) (0.034:0.034:0.034))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.043:0.043:0.043) (0.042:0.042:0.042))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.046:0.046:0.046) (0.045:0.045:0.045))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.037:0.037:0.037) (0.036:0.036:0.036))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.039:0.039:0.039) (0.038:0.038:0.038))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.040:0.040:0.040) (0.039:0.039:0.039))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.052:0.052:0.052) (0.050:0.050:0.050))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.053:0.053:0.053) (0.052:0.052:0.052))
    (INTERCONNECT load_slew179.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.055:0.055:0.055) (0.054:0.054:0.054))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.055:0.055:0.055) (0.053:0.053:0.053))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.077:0.077:0.077) (0.074:0.074:0.074))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.081:0.081:0.081) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.081:0.081:0.081) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.085:0.085:0.085) (0.082:0.082:0.082))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.086:0.086:0.086) (0.082:0.082:0.082))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.079:0.079:0.079) (0.076:0.076:0.076))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.077:0.077:0.077) (0.074:0.074:0.074))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.084:0.084:0.084) (0.080:0.080:0.080))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.082:0.082:0.082) (0.079:0.079:0.079))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.074:0.074:0.074) (0.072:0.072:0.072))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.073:0.073:0.073) (0.070:0.070:0.070))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.065:0.065:0.065) (0.062:0.062:0.062))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.066:0.066:0.066) (0.063:0.063:0.063))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.067:0.067:0.067) (0.065:0.065:0.065))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.075:0.075:0.075) (0.072:0.072:0.072))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.070:0.070:0.070) (0.067:0.067:0.067))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.029:0.029:0.029) (0.028:0.028:0.028))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.RESET_B (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.RESET_B (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.RESET_B (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.RESET_B (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.RESET_B (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.RESET_B (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.RESET_B (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.RESET_B (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.014:0.014:0.014) (0.013:0.013:0.013))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.020:0.020:0.020) (0.020:0.020:0.020))
    (INTERCONNECT load_slew179.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.016:0.016:0.016) (0.015:0.015:0.015))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.024:0.024:0.024) (0.023:0.023:0.023))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.023:0.023:0.023) (0.022:0.022:0.022))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.045:0.045:0.045) (0.043:0.043:0.043))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.075:0.075:0.075) (0.073:0.073:0.073))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.069:0.069:0.069) (0.066:0.066:0.066))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.068:0.068:0.068) (0.065:0.065:0.065))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.068:0.068:0.068) (0.066:0.066:0.066))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.062:0.062:0.062) (0.060:0.060:0.060))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.055:0.055:0.055) (0.053:0.053:0.053))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.055:0.055:0.055) (0.053:0.053:0.053))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.076:0.076:0.076) (0.073:0.073:0.073))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.076:0.076:0.076) (0.073:0.073:0.073))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.086:0.086:0.086) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.084:0.084:0.084) (0.081:0.081:0.081))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.083:0.083:0.083) (0.080:0.080:0.080))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.083:0.083:0.083) (0.079:0.079:0.079))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.077:0.077:0.077) (0.074:0.074:0.074))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.079:0.079:0.079) (0.076:0.076:0.076))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.087:0.087:0.087) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.086:0.086:0.086) (0.083:0.083:0.083))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.088:0.088:0.088) (0.084:0.084:0.084))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.080:0.080:0.080) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.081:0.081:0.081) (0.077:0.077:0.077))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.081:0.081:0.081) (0.078:0.078:0.078))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.072:0.072:0.072) (0.069:0.069:0.069))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.057:0.057:0.057) (0.055:0.055:0.055))
    (INTERCONNECT load_slew179.X ANTENNA_cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.056:0.056:0.056) (0.054:0.054:0.054))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.053:0.053:0.053) (0.052:0.052:0.052))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.052:0.052:0.052) (0.051:0.051:0.051))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.045:0.045:0.045) (0.043:0.043:0.043))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.056:0.056:0.056) (0.054:0.054:0.054))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.047:0.047:0.047) (0.046:0.046:0.046))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4__RESET_B.DIODE (0.044:0.044:0.044) (0.043:0.043:0.043))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5__RESET_B.DIODE (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6__RESET_B.DIODE (0.044:0.044:0.044) (0.043:0.043:0.043))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7__RESET_B.DIODE (0.030:0.030:0.030) (0.029:0.029:0.029))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8__RESET_B.DIODE (0.044:0.044:0.044) (0.043:0.043:0.043))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9__RESET_B.DIODE (0.028:0.028:0.028) (0.027:0.027:0.027))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10__RESET_B.DIODE (0.023:0.023:0.023) (0.022:0.022:0.022))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11__RESET_B.DIODE (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_load_slew178_A.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT load_slew179.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.024:0.024:0.024) (0.023:0.023:0.023))
    (INTERCONNECT cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_3__180.HI cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_3_.A0 (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_1_prog_clk.X sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_1_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_1_prog_clk.X sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_1_prog_clk.X sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_2_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_3_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_3_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_3_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_3_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_3_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_4_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_4_prog_clk.X sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_4_prog_clk.X sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_4_prog_clk.X sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_4_prog_clk.X sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_5_prog_clk.X sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_6_prog_clk.X sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_7_prog_clk.X sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_7_prog_clk.X sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_7_prog_clk.X sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_7_prog_clk.X sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_7_prog_clk.X sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_7_prog_clk.X sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_8_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_8_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_8_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_8_prog_clk.X sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_8_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_9_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_10_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_10_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_10_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_10_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_10_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_11_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_12_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_12_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_12_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_12_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_13_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_13_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_13_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_14_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_15_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_16_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_17_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_18_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_19_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_20_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_21_prog_clk.X sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_22_prog_clk.X sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_23_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_24_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_25_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_25_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_25_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_25_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_25_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_25_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_26_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_27_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_28_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_29_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_30_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_31_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_32_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_33_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_34_prog_clk.X sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_35_prog_clk.X sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_35_prog_clk.X sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_35_prog_clk.X sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_35_prog_clk.X sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_36_prog_clk.X sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_37_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_38_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_39_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_40_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_40_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_40_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_40_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_40_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_40_prog_clk.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_41_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_42_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_43_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_44_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_44_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_44_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_44_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_45_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_46_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_47_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_48_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_48_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_48_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_48_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_49_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_49_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_49_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_50_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_50_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_50_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_50_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_50_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_50_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_51_prog_clk.X sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_52_prog_clk.X sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_53_prog_clk.X sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_54_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_54_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_54_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_54_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_54_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_54_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_55_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_55_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_56_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_57_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_58_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_58_prog_clk.X sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_58_prog_clk.X sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_58_prog_clk.X sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_59_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_59_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_59_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_59_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_60_prog_clk.X sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_leaf_61_prog_clk.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_0__f_prog_clk.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_1__f_prog_clk.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_2__f_prog_clk.A (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_3__f_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_4__f_prog_clk.A (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_5__f_prog_clk.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_6__f_prog_clk.A (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_0_prog_clk.X clkbuf_3_7__f_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_7__f_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_6__f_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_5__f_prog_clk_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_4__f_prog_clk_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_3__f_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_2__f_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_1__f_prog_clk_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkbuf_0_prog_clk.X ANTENNA_clkbuf_3_0__f_prog_clk_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_0_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_54_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_55_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_56_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_57_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_58_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_59_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_60_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X clkbuf_leaf_61_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_61_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_60_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_59_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_58_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_57_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_56_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_55_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_54_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_0__f_prog_clk.X ANTENNA_clkbuf_leaf_0_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_1_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_2_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_3_prog_clk.A (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_4_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_5_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_6_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_52_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X clkbuf_leaf_53_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_53_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_52_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_6_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_5_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_4_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_3_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_2_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_1__f_prog_clk.X ANTENNA_clkbuf_leaf_1_prog_clk_A.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_41_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_42_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_43_prog_clk.A (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_44_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_45_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_46_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_47_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_48_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X clkbuf_leaf_49_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_49_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_48_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_47_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_46_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_45_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_44_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_43_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_42_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_2__f_prog_clk.X ANTENNA_clkbuf_leaf_41_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_35_prog_clk.A (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_36_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_37_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_38_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_39_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_40_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_50_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X clkbuf_leaf_51_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_51_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_50_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_40_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_39_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_38_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_37_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_36_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_3__f_prog_clk.X ANTENNA_clkbuf_leaf_35_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_7_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_8_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_9_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_10_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_11_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_12_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X clkbuf_leaf_21_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_21_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_12_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_11_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_10_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_9_prog_clk_A.DIODE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_8_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_4__f_prog_clk.X ANTENNA_clkbuf_leaf_7_prog_clk_A.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_13_prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_14_prog_clk.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_15_prog_clk.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_16_prog_clk.A (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_17_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_18_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_19_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X clkbuf_leaf_20_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_20_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_19_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_18_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_17_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_16_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_15_prog_clk_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_14_prog_clk_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkbuf_3_5__f_prog_clk.X ANTENNA_clkbuf_leaf_13_prog_clk_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_22_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_23_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_30_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_31_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_32_prog_clk.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_33_prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X clkbuf_leaf_34_prog_clk.A (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_34_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_33_prog_clk_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_32_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_31_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_30_prog_clk_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_23_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_6__f_prog_clk.X ANTENNA_clkbuf_leaf_22_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X clkbuf_leaf_24_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X clkbuf_leaf_25_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X clkbuf_leaf_26_prog_clk.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X clkbuf_leaf_27_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X clkbuf_leaf_28_prog_clk.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X clkbuf_leaf_29_prog_clk.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X ANTENNA_clkbuf_leaf_29_prog_clk_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X ANTENNA_clkbuf_leaf_28_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X ANTENNA_clkbuf_leaf_27_prog_clk_A.DIODE (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X ANTENNA_clkbuf_leaf_26_prog_clk_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X ANTENNA_clkbuf_leaf_25_prog_clk_A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_3_7__f_prog_clk.X ANTENNA_clkbuf_leaf_24_prog_clk_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkbuf_0_clk0.X clkbuf_1_0__f_clk0.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_0_clk0.X clkbuf_1_1__f_clk0.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_0_clk0.X ANTENNA_clkbuf_1_1__f_clk0_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_0_clk0.X ANTENNA_clkbuf_1_0__f_clk0_A.DIODE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_0__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkbuf_1_1__f_clk0.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__CLK.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold1.X hold4.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold2.X hold6.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold3.X hold1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold4.X input72.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold4.X ANTENNA_input72_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold5.X hold2.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold6.X load_slew179.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold6.X load_slew176.A (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.071:0.071:0.071) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.RESET_B (0.016:0.016:0.016) (0.015:0.015:0.015))
    (INTERCONNECT hold6.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_.RESET_B (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT hold6.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_.RESET_B (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold6.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_.RESET_B (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold6.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_.RESET_B (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.061:0.061:0.061) (0.060:0.060:0.060))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.034:0.034:0.034) (0.034:0.034:0.034))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.033:0.033:0.033) (0.033:0.033:0.033))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.059:0.059:0.059) (0.058:0.058:0.058))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.050:0.050:0.050) (0.049:0.049:0.049))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.045:0.045:0.045) (0.044:0.044:0.044))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.033:0.033:0.033) (0.032:0.032:0.032))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.022:0.022:0.022) (0.022:0.022:0.022))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.024:0.024:0.024) (0.023:0.023:0.023))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.064:0.064:0.064) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.064:0.064:0.064) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.064:0.064:0.064) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.065:0.065:0.065))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.067:0.067:0.067) (0.065:0.065:0.065))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.066:0.066:0.066) (0.065:0.065:0.065))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.060:0.060:0.060) (0.058:0.058:0.058))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.058:0.058:0.058) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.056:0.056:0.056) (0.055:0.055:0.055))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_.RESET_B (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_.RESET_B (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.RESET_B (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.059:0.059:0.059) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.053:0.053:0.053) (0.052:0.052:0.052))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.058:0.058:0.058) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.058:0.058:0.058) (0.057:0.057:0.057))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.061:0.061:0.061) (0.059:0.059:0.059))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.066:0.066:0.066) (0.065:0.065:0.065))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.067:0.067:0.067) (0.066:0.066:0.066))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.064:0.064:0.064) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.035:0.035:0.035) (0.035:0.035:0.035))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.064:0.064:0.064) (0.062:0.062:0.062))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.064:0.064:0.064) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.063:0.063:0.063) (0.062:0.062:0.062))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.066:0.066:0.066) (0.065:0.065:0.065))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.025:0.025:0.025) (0.024:0.024:0.024))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.033:0.033:0.033) (0.032:0.032:0.032))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.043:0.043:0.043) (0.042:0.042:0.042))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.049:0.049:0.049) (0.048:0.048:0.048))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.034:0.034:0.034) (0.034:0.034:0.034))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.066:0.066:0.066) (0.065:0.065:0.065))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.035:0.035:0.035) (0.034:0.034:0.034))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.063:0.063:0.063) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.060:0.060:0.060) (0.059:0.059:0.059))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.029:0.029:0.029) (0.028:0.028:0.028))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.032:0.032:0.032) (0.031:0.031:0.031))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X ANTENNA_cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3__RESET_B.DIODE (0.062:0.062:0.062) (0.061:0.061:0.061))
    (INTERCONNECT hold6.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12__RESET_B.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold6.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13__RESET_B.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold6.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14__RESET_B.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold6.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15__RESET_B.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold6.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16__RESET_B.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.065:0.065:0.065) (0.063:0.063:0.063))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.071:0.071:0.071) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1__RESET_B.DIODE (0.070:0.070:0.070) (0.068:0.068:0.068))
    (INTERCONNECT hold6.X ANTENNA_load_slew176_A.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014))
    (INTERCONNECT hold6.X ANTENNA_load_slew179_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold7.X hold3.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold8.X hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold9.X cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold10.X hold13.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.009:0.009:0.009) (0.009:0.009:0.009))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.004:0.004:0.004) (0.005:0.005:0.005))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.000:0.000:0.000) (0.001:0.001:0.001))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold11.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.RESET_B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.010:0.010:0.010) (0.010:0.010:0.010))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold11.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__RESET_B.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold12.X hold10.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold13.X input73.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold14.X hold11.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold15.X hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold16.X cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold17.X hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold18.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold19.X input77.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold20.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold21.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold22.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold23.X input75.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.018:0.018:0.018) (0.018:0.018:0.018))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.012:0.012:0.012) (0.013:0.013:0.013))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.010:0.010:0.010) (0.011:0.011:0.011))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.009:0.009:0.009) (0.009:0.009:0.009))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.005:0.005:0.005) (0.006:0.006:0.006))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold24.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.009:0.009:0.009) (0.010:0.010:0.010))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.011:0.011:0.011) (0.012:0.012:0.012))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.013:0.013:0.013) (0.014:0.014:0.014))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.016:0.016:0.016) (0.016:0.016:0.016))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.017:0.017:0.017) (0.017:0.017:0.017))
    (INTERCONNECT hold24.X ANTENNA_grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0__SCE.DIODE (0.018:0.018:0.018) (0.018:0.018:0.018))
    (INTERCONNECT hold25.X hold23.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold25.X ANTENNA_hold23_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold26.X input76.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold27.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold27.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold28.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold29.X input3.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold30.X input34.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold31.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold32.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold33.X cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold34.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold35.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold36.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold37.X input29.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold38.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold39.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold40.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold41.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold42.X input44.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold43.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold44.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold45.X cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold46.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold47.X input4.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold48.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold48.X ANTENNA_cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_1__A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold49.X cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold50.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold51.X input36.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold52.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold53.X cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold54.X input54.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold55.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold56.X cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold57.X input43.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold58.X cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold59.X input33.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold60.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold61.X cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.sky130_fd_sc_hd__buf_4_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold62.X input65.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold63.X bottom_width_0_height_0_subtile_1__pin_inpad_0_ (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold63.X sb_8__8_\.mux_left_track_15\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold63.X sb_8__8_\.mux_left_track_3\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold63.X sb_8__8_\.mux_left_track_31\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold63.X sb_8__8_\.mux_left_track_47\.mux_l1_in_0_.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold63.X sb_8__8_\.mux_left_track_9\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold63.X ANTENNA_sb_8__8_\.mux_left_track_9\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold63.X ANTENNA_sb_8__8_\.mux_left_track_47\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold63.X ANTENNA_sb_8__8_\.mux_left_track_31\.mux_l1_in_0__A0.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT hold63.X ANTENNA_sb_8__8_\.mux_left_track_3\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold63.X ANTENNA_sb_8__8_\.mux_left_track_15\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold64.X input64.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold65.X bottom_width_0_height_0_subtile_2__pin_inpad_0_ (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold65.X sb_8__8_\.mux_left_track_11\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT hold65.X sb_8__8_\.mux_left_track_17\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold65.X sb_8__8_\.mux_left_track_33\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold65.X sb_8__8_\.mux_left_track_49\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold65.X sb_8__8_\.mux_left_track_5\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold65.X ANTENNA_sb_8__8_\.mux_left_track_5\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold65.X ANTENNA_sb_8__8_\.mux_left_track_49\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold65.X ANTENNA_sb_8__8_\.mux_left_track_33\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold65.X ANTENNA_sb_8__8_\.mux_left_track_17\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold65.X ANTENNA_sb_8__8_\.mux_left_track_11\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold66.X input63.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold67.X bottom_width_0_height_0_subtile_3__pin_inpad_0_ (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT hold67.X sb_8__8_\.mux_left_track_1\.mux_l1_in_1_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X sb_8__8_\.mux_left_track_19\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X sb_8__8_\.mux_left_track_35\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X sb_8__8_\.mux_left_track_51\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X sb_8__8_\.mux_left_track_7\.mux_l1_in_1_.A1 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold67.X ANTENNA_sb_8__8_\.mux_left_track_7\.mux_l1_in_1__A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold67.X ANTENNA_sb_8__8_\.mux_left_track_51\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X ANTENNA_sb_8__8_\.mux_left_track_35\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X ANTENNA_sb_8__8_\.mux_left_track_19\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold67.X ANTENNA_sb_8__8_\.mux_left_track_1\.mux_l1_in_1__A1.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT hold68.X input66.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold69.X bottom_width_0_height_0_subtile_0__pin_inpad_0_ (0.009:0.009:0.009) (0.009:0.009:0.009))
    (INTERCONNECT hold69.X sb_8__8_\.mux_left_track_1\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold69.X sb_8__8_\.mux_left_track_13\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold69.X sb_8__8_\.mux_left_track_29\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold69.X sb_8__8_\.mux_left_track_45\.mux_l1_in_0_.A0 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold69.X sb_8__8_\.mux_left_track_7\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold69.X ANTENNA_sb_8__8_\.mux_left_track_7\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold69.X ANTENNA_sb_8__8_\.mux_left_track_45\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold69.X ANTENNA_sb_8__8_\.mux_left_track_29\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold69.X ANTENNA_sb_8__8_\.mux_left_track_13\.mux_l1_in_0__A0.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold69.X ANTENNA_sb_8__8_\.mux_left_track_1\.mux_l1_in_0__A0.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold70.X input67.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold71.X left_width_0_height_0_subtile_3__pin_inpad_0_ (0.011:0.011:0.011) (0.011:0.011:0.011))
    (INTERCONNECT hold71.X sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0_.A0 (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT hold71.X sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold71.X sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold71.X sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0_.A1 (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold71.X sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0_.A0 (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold71.X ANTENNA_sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold71.X ANTENNA_sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT hold71.X ANTENNA_sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0__A1.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004))
    (INTERCONNECT hold71.X ANTENNA_sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0__A1.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT hold71.X ANTENNA_sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0__A0.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT hold72.X input69.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold73.X left_width_0_height_0_subtile_1__pin_inpad_0_ (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT hold73.X sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold73.X sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT hold73.X sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold73.X sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold73.X sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0_.A1 (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT hold73.X ANTENNA_sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT hold73.X ANTENNA_sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold73.X ANTENNA_sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold73.X ANTENNA_sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0__A1.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT hold73.X ANTENNA_sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold74.X input70.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold75.X input68.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold76.X left_width_0_height_0_subtile_2__pin_inpad_0_ (0.012:0.012:0.012) (0.012:0.012:0.012))
    (INTERCONNECT hold76.X sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0_.A1 (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold76.X sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0_.A1 (0.008:0.008:0.008) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0_.A1 (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X ANTENNA_sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X ANTENNA_sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X ANTENNA_sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0__A1.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007))
    (INTERCONNECT hold76.X ANTENNA_sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0__A1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008))
    (INTERCONNECT hold76.X ANTENNA_sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0__A1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007))
    (INTERCONNECT hold77.X input24.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold78.X input19.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold79.X input31.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold80.X input32.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold81.X input30.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold82.X input16.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold83.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold84.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold85.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold86.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold87.X sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold88.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold89.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold90.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold91.X sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold92.X cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold93.X sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold94.X sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold95.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold96.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold97.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold98.X sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold99.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold100.X sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold101.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold102.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold103.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold104.X sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold105.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold106.X grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold107.X sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold108.X sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold109.X cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold110.X hold8.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold111.X input1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold112.X hold9.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold113.X hold15.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold114.X input2.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT hold115.X hold16.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold116.X hold17.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold117.X input74.A (0.000:0.000:0.000) (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_0_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.296:0.296:0.296) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _288_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.291:0.291:0.291) (0.232:0.232:0.232))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _289_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.292:0.292:0.292) (0.252:0.252:0.252))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _290_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.307:0.307:0.307) (0.265:0.265:0.265))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _291_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.329:0.329:0.329) (0.290:0.290:0.290))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _292_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.319:0.319:0.319) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _293_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.312:0.312:0.312) (0.270:0.270:0.270))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _294_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.304:0.304:0.304) (0.262:0.262:0.262))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _295_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.323:0.323:0.323) (0.253:0.253:0.253))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _296_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.365:0.365:0.365) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _297_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _298_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.322:0.322:0.322) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _299_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _300_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.270:0.270:0.270) (0.254:0.254:0.254))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _301_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.290:0.290:0.290) (0.271:0.271:0.271))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _302_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.334:0.334) (0.287:0.287:0.287))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _303_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.293:0.293:0.293) (0.273:0.273:0.273))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _304_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.323:0.323:0.323) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _305_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.376:0.376:0.376) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _306_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.315:0.315:0.315) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _307_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.294:0.294:0.294) (0.258:0.258:0.258))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _308_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.327:0.327:0.327) (0.278:0.278:0.278))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _309_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.343:0.343:0.343) (0.317:0.317:0.317))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _310_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.317:0.317:0.317) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _311_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.375:0.375:0.375) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _312_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.313:0.313:0.313) (0.263:0.263:0.263))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _313_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.310:0.310:0.310) (0.263:0.263:0.263))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _314_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.329:0.329:0.329) (0.256:0.256:0.256))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _315_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.316:0.316:0.316) (0.267:0.267:0.267))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _316_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.305:0.305:0.305) (0.257:0.257:0.257))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _317_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.318:0.318:0.318) (0.249:0.249:0.249))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _318_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.317:0.317:0.317) (0.268:0.268:0.268))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _319_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.312:0.312:0.312) (0.266:0.266:0.266))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _320_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.309:0.309:0.309) (0.264:0.264:0.264))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _321_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.335:0.335:0.335) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _322_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.255:0.255:0.255) (0.242:0.242:0.242))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _323_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.291:0.291:0.291) (0.249:0.249:0.249))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _324_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.323:0.323:0.323) (0.259:0.259:0.259))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _325_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.311:0.311:0.311) (0.266:0.266:0.266))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _326_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.366:0.366:0.366) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _327_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.424:0.424:0.424) (0.346:0.346:0.346))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _328_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.356:0.356:0.356) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _329_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.364:0.364:0.364) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _330_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.336:0.336:0.336) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _331_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.332:0.332:0.332) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE _332_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.387:0.387:0.387) (0.442:0.442:0.442))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _333_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.361:0.361:0.361) (0.334:0.334:0.334))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _334_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _335_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.345:0.345:0.345) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _336_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.338:0.338:0.338) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _337_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.346:0.346:0.346) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _338_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.310:0.310:0.310) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _339_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.284:0.284:0.284))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _340_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.311:0.311:0.311) (0.289:0.289:0.289))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE _341_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.343:0.343:0.343) (0.379:0.379:0.379))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _342_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.351:0.351:0.351) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _343_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.354:0.354:0.354) (0.273:0.273:0.273))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _344_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.334:0.334) (0.261:0.261:0.261))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _345_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.361:0.361:0.361) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _346_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.348:0.348:0.348) (0.269:0.269:0.269))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _347_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.341:0.341:0.341) (0.263:0.263:0.263))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _348_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.328:0.328:0.328) (0.285:0.285:0.286))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _349_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.325:0.325) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _350_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.323:0.323:0.323) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _351_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.311:0.311:0.311) (0.290:0.291:0.291))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _352_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.322:0.322:0.323) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _353_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.366:0.366:0.366) (0.325:0.325:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _354_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.369:0.369:0.369) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _355_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.318:0.318:0.319) (0.309:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _356_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.208:0.260:0.312) (0.202:0.229:0.257))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _357_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.199:0.253:0.308) (0.194:0.223:0.251))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _358_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.247:0.289:0.330) (0.205:0.228:0.251))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _359_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.188:0.255:0.321) (0.184:0.220:0.256))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _360_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.199:0.267:0.335) (0.194:0.231:0.267))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _361_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.212:0.293:0.375) (0.205:0.250:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _362_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.215:0.289:0.363) (0.208:0.248:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE _363_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.192:0.252:0.312) (0.188:0.220:0.252))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _364_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.326:0.326:0.326) (0.274:0.274:0.274))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.978:0.978:0.978) (1.125:1.125:1.125))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.072:-0.072:-0.072))
    (HOLD (posedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.829:0.829:0.829) (0.927:0.927:0.927))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.913:0.913:0.913))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.137:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.185:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.330:0.330:0.330))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.749:0.749:0.749) (0.830:0.830:0.830))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.914:0.914:0.914))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.703:0.703:0.703) (0.791:0.791:0.791))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.914:0.914:0.914))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.972:0.972:0.972) (1.121:1.121:1.121))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.820:0.820:0.820) (0.918:0.918:0.918))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.009:-0.009:-0.009))
    (HOLD (posedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (HOLD (negedge D) (posedge CLK) (-0.139:-0.139:-0.139))
    (SETUP (posedge D) (posedge CLK) (0.185:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.333:0.333:0.333))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.770:0.770:0.770) (0.847:0.847:0.847))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.975:0.975:0.975))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.715:0.715:0.715) (0.801:0.801:0.801))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (HOLD (negedge D) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.318:0.318:0.318))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.976:0.976:0.976) (1.125:1.125:1.125))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.976:0.976:0.976))
    (RECOVERY (posedge RESET_B) (posedge CLK) (0.030:0.030:0.030))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.813:0.813:0.813) (0.912:0.912:0.912))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.187:0.187:0.187))
    (SETUP (negedge D) (posedge CLK) (0.335:0.335:0.335))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.776:0.776:0.776) (0.850:0.850:0.850))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (HOLD (negedge D) (posedge CLK) (-0.139:-0.139:-0.139))
    (SETUP (posedge D) (posedge CLK) (0.175:0.175:0.175))
    (SETUP (negedge D) (posedge CLK) (0.323:0.323:0.323))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.928:0.928:0.928) (1.088:1.088:1.088))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.903:0.903:0.903) (1.069:1.069:1.069))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.072:-0.072:-0.072))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.323:0.323:0.323))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.770:0.770:0.770) (0.845:0.845:0.845))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.168:-0.168:-0.168))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.320:0.320:0.320))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_bottom_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.715:0.715:0.715) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.137:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.174:0.174:0.174))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.921:0.921:0.921) (1.083:1.083:1.083))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.066:-0.066:-0.066))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.796:0.796:0.796) (0.899:0.899:0.899))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.324:0.324:0.324))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.726:0.726:0.726) (0.808:0.808:0.808))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.164:-0.164:-0.164))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.706:0.706:0.706) (0.791:0.791:0.791))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.164:-0.164:-0.164))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.835:0.835:0.835) (0.932:0.932:0.932))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.910:0.910:0.910))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.834:0.834:0.834) (0.927:0.927:0.927))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.177:0.177:0.177))
    (SETUP (negedge D) (posedge CLK) (0.320:0.320:0.320))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.789:0.789:0.789) (0.859:0.859:0.859))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (HOLD (negedge D) (posedge CLK) (-0.138:-0.138:-0.138))
    (SETUP (posedge D) (posedge CLK) (0.175:0.175:0.175))
    (SETUP (negedge D) (posedge CLK) (0.322:0.322:0.322))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.741:0.741:0.741) (0.823:0.823:0.823))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.143:-0.143:-0.143))
    (SETUP (posedge D) (posedge CLK) (0.180:0.180:0.180))
    (SETUP (negedge D) (posedge CLK) (0.328:0.328:0.328))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.955:0.955:0.955) (1.107:1.107:1.107))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.903:0.903:0.903))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.062:-0.062:-0.062))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.303:0.303:0.303))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.831:0.831:0.831) (0.925:0.925:0.925))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.138:-0.138:-0.138))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.332:0.332:0.332))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.760:0.760:0.760) (0.838:0.838:0.838))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.164:-0.164:-0.164))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.320:0.320:0.320))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.710:0.710:0.710) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.903:0.903:0.903))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.161:-0.161:-0.161))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.781:0.781:0.781) (0.852:0.852:0.852))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.903:0.903:0.903))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.160:-0.160:-0.160))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.813:0.813:0.813) (0.911:0.911:0.911))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.185:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.328:0.328:0.328))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.768:0.768:0.768) (0.846:0.846:0.846))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.913:0.913:0.913))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.913:0.913:0.913))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.972:0.972:0.972) (1.124:1.124:1.124))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.914:0.914:0.914))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.075:-0.075:-0.075))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.821:0.821:0.821) (0.919:0.919:0.919))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.012:-0.012:-0.012))
    (HOLD (posedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.181:0.181:0.181))
    (SETUP (negedge D) (posedge CLK) (0.329:0.329:0.329))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.748:0.748:0.748) (0.828:0.828:0.828))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.716:0.716:0.716) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.810:0.810:0.810) (0.910:0.910:0.910))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.821:0.821:0.821) (0.917:0.917:0.917))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.742:0.742:0.742) (0.822:0.822:0.822))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.168:-0.168:-0.168))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.921:0.921:0.921) (1.083:1.083:1.083))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.907:0.907:0.907))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.068:-0.068:-0.068))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.804:0.804:0.804) (0.904:0.904:0.904))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.967:0.967:0.967))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.003:-0.003:-0.003))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.325:0.325:0.325))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.751:0.751:0.751) (0.830:0.830:0.830))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.704:0.704:0.704) (0.791:0.791:0.791))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.804:0.804:0.804) (0.906:0.906:0.906))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.009:-0.009:-0.009))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.841:0.841:0.841) (0.934:0.934:0.934))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.012:-0.012:-0.012))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.762:0.762:0.762) (0.841:0.841:0.841))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.730:0.730:0.730) (0.814:0.814:0.814))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.954:0.954:0.954) (1.107:1.107:1.107))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.073:-0.073:-0.073))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.169:0.169:0.169))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.815:0.815:0.815) (0.917:0.917:0.917))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.979:0.979:0.979))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.017:-0.017:-0.017))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.177:0.177:0.177))
    (SETUP (negedge D) (posedge CLK) (0.323:0.323:0.323))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.745:0.745:0.745) (0.825:0.825:0.825))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.687:0.687:0.687) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.804:0.804:0.804) (0.906:0.906:0.906))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.009:-0.009:-0.009))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.820:0.820:0.820) (0.919:0.919:0.919))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.012:-0.012:-0.012))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.765:0.765:0.765) (0.843:0.843:0.843))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.978:0.978:0.978) (1.127:1.127:1.127))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.975:0.975:0.975))
    (RECOVERY (posedge RESET_B) (posedge CLK) (0.030:0.030:0.030))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.839:0.839:0.839) (0.932:0.932:0.932))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.140:-0.140:-0.140))
    (SETUP (posedge D) (posedge CLK) (0.187:0.187:0.187))
    (SETUP (negedge D) (posedge CLK) (0.334:0.334:0.334))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.740:0.740:0.740) (0.820:0.820:0.820))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.137:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.174:0.174:0.174))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.701:0.701:0.701) (0.788:0.788:0.788))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.818:0.818:0.818) (0.915:0.915:0.915))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.837:0.837:0.837) (0.933:0.933:0.933))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.912:0.912:0.912))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.760:0.760:0.760) (0.840:0.840:0.840))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.914:0.914:0.914))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.704:0.704:0.704) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.979:0.979:0.979))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.964:0.964:0.964) (1.115:1.115:1.115))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.797:0.797:0.797) (0.899:0.899:0.899))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.186:0.186:0.186))
    (SETUP (negedge D) (posedge CLK) (0.335:0.335:0.335))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.744:0.744:0.744) (0.824:0.824:0.824))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.733:0.733:0.733) (0.817:0.817:0.817))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.833:0.833:0.833) (0.928:0.928:0.928))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.813:0.813:0.813) (0.911:0.911:0.911))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.179:0.179:0.179))
    (SETUP (negedge D) (posedge CLK) (0.322:0.322:0.322))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.772:0.772:0.772) (0.847:0.847:0.847))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.743:0.743:0.743) (0.825:0.825:0.825))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.137:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.174:0.174:0.174))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.923:0.923:0.923) (1.084:1.084:1.084))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.169:0.169:0.169))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.825:0.825:0.825) (0.924:0.924:0.924))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.913:0.913:0.913))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.744:0.744:0.744) (0.825:0.825:0.825))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.913:0.913:0.913))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.708:0.708:0.708) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.914:0.914:0.914))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.877:0.877:0.877) (0.962:0.962:0.962))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.979:0.979:0.979))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.017:-0.017:-0.017))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.913:0.913:0.913) (1.077:1.077:1.077))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (posedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (HOLD (negedge D) (posedge CLK) (-0.138:-0.138:-0.138))
    (SETUP (posedge D) (posedge CLK) (0.187:0.187:0.187))
    (SETUP (negedge D) (posedge CLK) (0.328:0.328:0.328))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.741:0.741:0.741) (0.822:0.822:0.822))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mem_top_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.686:0.686:0.686))
    (IOPATH A1 X (0.353:0.353:0.353) (0.746:0.746:0.746))
    (IOPATH S X (0.475:0.475:0.475) (0.800:0.800:0.800))
    (IOPATH S X (0.342:0.342:0.342) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.312:0.312:0.312) (0.675:0.675:0.675))
    (IOPATH A1 X (0.357:0.357:0.357) (0.746:0.746:0.746))
    (IOPATH S X (0.466:0.466:0.466) (0.789:0.789:0.789))
    (IOPATH S X (0.334:0.334:0.334) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.333:0.333:0.333) (0.715:0.715:0.715))
    (IOPATH A1 X (0.407:0.407:0.407) (0.753:0.753:0.753))
    (IOPATH S X (0.466:0.466:0.466) (0.789:0.789:0.789))
    (IOPATH S X (0.334:0.334:0.334) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.364:0.364:0.364) (0.751:0.751:0.751))
    (IOPATH A1 X (0.419:0.419:0.419) (0.776:0.776:0.776))
    (IOPATH S X (0.490:0.490:0.490) (0.818:0.818:0.818))
    (IOPATH S X (0.358:0.358:0.358) (0.796:0.796:0.796))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.315:0.315) (0.706:0.706:0.706))
    (IOPATH A1 X (0.393:0.393:0.393) (0.755:0.755:0.755))
    (IOPATH S X (0.484:0.484:0.484) (0.811:0.811:0.811))
    (IOPATH S X (0.352:0.352:0.352) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.254:0.256) (0.672:0.673:0.673))
    (IOPATH A1 X (0.262:0.264:0.265) (0.698:0.698:0.698))
    (IOPATH S X (0.442:0.442:0.442) (0.774:0.774:0.774))
    (IOPATH S X (0.315:0.315:0.315) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.272:0.274:0.276) (0.690:0.690:0.691))
    (IOPATH A1 X (0.266:0.268:0.271) (0.704:0.704:0.705))
    (IOPATH S X (0.449:0.449:0.449) (0.784:0.784:0.784))
    (IOPATH S X (0.322:0.322:0.322) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.404:0.404:0.404) (0.784:0.784:0.784))
    (IOPATH A1 X (0.322:0.324:0.326) (0.761:0.762:0.762))
    (IOPATH S X (0.495:0.495:0.495) (0.835:0.835:0.835))
    (IOPATH S X (0.368:0.368:0.368) (0.809:0.809:0.809))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.296:0.296:0.296) (0.682:0.682:0.682))
    (IOPATH S X (0.435:0.435:0.435) (0.764:0.764:0.764))
    (IOPATH S X (0.308:0.308:0.308) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.256:0.258:0.259) (0.676:0.676:0.676))
    (IOPATH A1 X (0.259:0.260:0.261) (0.695:0.695:0.695))
    (IOPATH S X (0.436:0.436:0.436) (0.765:0.765:0.765))
    (IOPATH S X (0.307:0.307:0.307) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.238:0.239:0.240) (0.655:0.656:0.656))
    (IOPATH A1 X (0.274:0.275:0.276) (0.698:0.698:0.699))
    (IOPATH S X (0.425:0.425:0.425) (0.751:0.751:0.751))
    (IOPATH S X (0.296:0.296:0.296) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.296:0.297:0.298) (0.722:0.722:0.722))
    (IOPATH A1 X (0.307:0.308:0.309) (0.748:0.748:0.748))
    (IOPATH S X (0.464:0.464:0.464) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.781:0.781:0.781))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_0\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.228:0.229:0.230) (0.234:0.234:0.234))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.295:0.295:0.295) (0.655:0.655:0.655))
    (IOPATH A1 X (0.338:0.338:0.338) (0.725:0.725:0.725))
    (IOPATH S X (0.449:0.449:0.449) (0.768:0.768:0.768))
    (IOPATH S X (0.317:0.317:0.317) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.281:0.281:0.281) (0.641:0.641:0.641))
    (IOPATH A1 X (0.332:0.332:0.332) (0.717:0.717:0.717))
    (IOPATH S X (0.440:0.440:0.440) (0.756:0.756:0.756))
    (IOPATH S X (0.308:0.308:0.308) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.306:0.306:0.306) (0.690:0.690:0.690))
    (IOPATH A1 X (0.378:0.378:0.378) (0.778:0.778:0.778))
    (IOPATH S X (0.461:0.461:0.461) (0.783:0.783:0.783))
    (IOPATH S X (0.328:0.328:0.328) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.335:0.335:0.335) (0.721:0.721:0.721))
    (IOPATH A1 X (0.399:0.399:0.399) (0.757:0.757:0.757))
    (IOPATH S X (0.474:0.474:0.474) (0.801:0.801:0.801))
    (IOPATH S X (0.341:0.341:0.341) (0.780:0.780:0.780))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.317:0.317:0.317) (0.698:0.698:0.698))
    (IOPATH A1 X (0.361:0.361:0.361) (0.747:0.747:0.747))
    (IOPATH S X (0.457:0.457:0.457) (0.778:0.778:0.778))
    (IOPATH S X (0.324:0.324:0.324) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.218:0.220:0.222) (0.633:0.633:0.633))
    (IOPATH A1 X (0.228:0.230:0.231) (0.657:0.657:0.658))
    (IOPATH S X (0.419:0.419:0.419) (0.743:0.743:0.743))
    (IOPATH S X (0.293:0.293:0.293) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.254:0.257) (0.670:0.671:0.671))
    (IOPATH A1 X (0.252:0.254:0.256) (0.687:0.687:0.688))
    (IOPATH S X (0.437:0.437:0.437) (0.769:0.769:0.769))
    (IOPATH S X (0.311:0.311:0.311) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.391:0.391:0.391) (0.740:0.740:0.740))
    (IOPATH A1 X (0.280:0.282:0.284) (0.720:0.720:0.720))
    (IOPATH S X (0.466:0.466:0.466) (0.802:0.802:0.802))
    (IOPATH S X (0.339:0.339:0.339) (0.777:0.777:0.777))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.307:0.307:0.307) (0.705:0.705:0.705))
    (IOPATH S X (0.430:0.430:0.430) (0.758:0.758:0.758))
    (IOPATH S X (0.303:0.303:0.303) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.238:0.240:0.241) (0.655:0.655:0.655))
    (IOPATH A1 X (0.237:0.238:0.239) (0.672:0.672:0.672))
    (IOPATH S X (0.434:0.434:0.434) (0.762:0.762:0.762))
    (IOPATH S X (0.308:0.308:0.308) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.242:0.243:0.244) (0.661:0.661:0.662))
    (IOPATH A1 X (0.264:0.266:0.268) (0.695:0.696:0.696))
    (IOPATH S X (0.440:0.440:0.440) (0.771:0.771:0.771))
    (IOPATH S X (0.314:0.314:0.314) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.278:0.279) (0.700:0.701:0.701))
    (IOPATH A1 X (0.280:0.281:0.283) (0.720:0.720:0.721))
    (IOPATH S X (0.452:0.452:0.452) (0.784:0.784:0.784))
    (IOPATH S X (0.322:0.322:0.322) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_1\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.213:0.214:0.215) (0.223:0.223:0.223))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.292:0.292:0.292) (0.650:0.650:0.650))
    (IOPATH A1 X (0.365:0.365:0.365) (0.716:0.716:0.716))
    (IOPATH S X (0.446:0.446:0.446) (0.763:0.763:0.763))
    (IOPATH S X (0.313:0.313:0.313) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.307:0.307:0.307) (0.668:0.668:0.668))
    (IOPATH A1 X (0.387:0.387:0.387) (0.738:0.738:0.738))
    (IOPATH S X (0.457:0.457:0.457) (0.779:0.779:0.779))
    (IOPATH S X (0.324:0.324:0.324) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.695:0.695:0.695))
    (IOPATH A1 X (0.339:0.339:0.339) (0.698:0.698:0.698))
    (IOPATH S X (0.442:0.442:0.442) (0.758:0.758:0.758))
    (IOPATH S X (0.309:0.309:0.309) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.272:0.272:0.272) (0.661:0.661:0.661))
    (IOPATH A1 X (0.366:0.366:0.366) (0.764:0.764:0.764))
    (IOPATH S X (0.452:0.452:0.452) (0.772:0.772:0.772))
    (IOPATH S X (0.320:0.320:0.320) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.313:0.313) (0.694:0.694:0.694))
    (IOPATH A1 X (0.335:0.335:0.335) (0.724:0.724:0.724))
    (IOPATH S X (0.456:0.456:0.456) (0.777:0.777:0.777))
    (IOPATH S X (0.323:0.323:0.323) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.253:0.256:0.258) (0.675:0.675:0.676))
    (IOPATH A1 X (0.256:0.258:0.261) (0.695:0.695:0.695))
    (IOPATH S X (0.444:0.444:0.444) (0.777:0.777:0.777))
    (IOPATH S X (0.317:0.317:0.317) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.268:0.270:0.272) (0.692:0.692:0.692))
    (IOPATH A1 X (0.270:0.272:0.274) (0.712:0.712:0.712))
    (IOPATH S X (0.460:0.460:0.460) (0.795:0.795:0.795))
    (IOPATH S X (0.332:0.332:0.332) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.378:0.378:0.378) (0.730:0.730:0.730))
    (IOPATH A1 X (0.275:0.277:0.278) (0.714:0.714:0.715))
    (IOPATH S X (0.459:0.459:0.459) (0.794:0.794:0.794))
    (IOPATH S X (0.332:0.332:0.332) (0.770:0.770:0.770))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.323:0.323:0.323) (0.719:0.719:0.719))
    (IOPATH S X (0.430:0.430:0.430) (0.759:0.759:0.759))
    (IOPATH S X (0.303:0.303:0.303) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.280:0.281) (0.698:0.698:0.698))
    (IOPATH A1 X (0.276:0.277:0.279) (0.715:0.715:0.715))
    (IOPATH S X (0.466:0.466:0.466) (0.802:0.802:0.802))
    (IOPATH S X (0.340:0.340:0.340) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.273:0.275:0.276) (0.698:0.698:0.698))
    (IOPATH A1 X (0.293:0.294:0.296) (0.729:0.730:0.730))
    (IOPATH S X (0.475:0.475:0.475) (0.811:0.811:0.811))
    (IOPATH S X (0.349:0.349:0.349) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.328:0.329:0.330) (0.751:0.751:0.751))
    (IOPATH A1 X (0.330:0.331:0.332) (0.770:0.770:0.770))
    (IOPATH S X (0.490:0.490:0.490) (0.826:0.826:0.826))
    (IOPATH S X (0.359:0.359:0.359) (0.807:0.807:0.807))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_2\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.309:0.310:0.311) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.312:0.312:0.312) (0.674:0.674:0.674))
    (IOPATH A1 X (0.344:0.344:0.344) (0.734:0.734:0.734))
    (IOPATH S X (0.449:0.449:0.449) (0.770:0.770:0.770))
    (IOPATH S X (0.312:0.312:0.312) (0.753:0.753:0.753))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.318:0.318:0.318) (0.682:0.682:0.682))
    (IOPATH A1 X (0.363:0.363:0.363) (0.754:0.754:0.754))
    (IOPATH S X (0.454:0.454:0.454) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.292:0.292:0.292) (0.674:0.674:0.674))
    (IOPATH A1 X (0.337:0.337:0.337) (0.734:0.734:0.734))
    (IOPATH S X (0.438:0.438:0.438) (0.756:0.756:0.756))
    (IOPATH S X (0.302:0.302:0.302) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.311:0.311:0.311) (0.695:0.695:0.695))
    (IOPATH A1 X (0.377:0.377:0.377) (0.777:0.777:0.777))
    (IOPATH S X (0.447:0.447:0.447) (0.768:0.768:0.768))
    (IOPATH S X (0.310:0.310:0.310) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.339:0.339:0.339) (0.700:0.700:0.700))
    (IOPATH A1 X (0.393:0.393:0.393) (0.746:0.746:0.746))
    (IOPATH S X (0.450:0.450:0.450) (0.772:0.772:0.772))
    (IOPATH S X (0.314:0.314:0.314) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.251:0.253:0.255) (0.671:0.671:0.671))
    (IOPATH A1 X (0.255:0.257:0.258) (0.690:0.690:0.691))
    (IOPATH S X (0.443:0.443:0.443) (0.760:0.760:0.760))
    (IOPATH S X (0.303:0.303:0.303) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.234:0.236:0.239) (0.651:0.651:0.651))
    (IOPATH A1 X (0.237:0.239:0.240) (0.669:0.670:0.670))
    (IOPATH S X (0.430:0.430:0.430) (0.743:0.743:0.743))
    (IOPATH S X (0.290:0.290:0.290) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.419:0.419:0.419) (0.775:0.775:0.775))
    (IOPATH A1 X (0.306:0.308:0.311) (0.748:0.748:0.748))
    (IOPATH S X (0.491:0.491:0.491) (0.816:0.816:0.816))
    (IOPATH S X (0.351:0.351:0.351) (0.804:0.804:0.804))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.339:0.339:0.339) (0.730:0.730:0.730))
    (IOPATH S X (0.474:0.474:0.474) (0.797:0.797:0.797))
    (IOPATH S X (0.334:0.334:0.334) (0.785:0.785:0.785))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.262:0.263:0.265) (0.686:0.686:0.686))
    (IOPATH A1 X (0.273:0.275:0.276) (0.712:0.712:0.712))
    (IOPATH S X (0.464:0.464:0.464) (0.800:0.800:0.800))
    (IOPATH S X (0.338:0.338:0.338) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.305:0.306:0.307) (0.724:0.725:0.725))
    (IOPATH A1 X (0.319:0.321:0.322) (0.752:0.753:0.753))
    (IOPATH S X (0.485:0.485:0.485) (0.823:0.823:0.823))
    (IOPATH S X (0.359:0.359:0.359) (0.796:0.796:0.796))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.350:0.351:0.352) (0.771:0.771:0.772))
    (IOPATH A1 X (0.344:0.346:0.347) (0.786:0.786:0.787))
    (IOPATH S X (0.504:0.504:0.504) (0.841:0.841:0.841))
    (IOPATH S X (0.373:0.373:0.373) (0.823:0.823:0.823))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_bottom_ipin_3\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.299:0.299:0.300) (0.283:0.283:0.284))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.307:0.307:0.307) (0.669:0.669:0.669))
    (IOPATH A1 X (0.350:0.350:0.350) (0.739:0.739:0.739))
    (IOPATH S X (0.445:0.445:0.445) (0.764:0.764:0.764))
    (IOPATH S X (0.308:0.308:0.308) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.294:0.294:0.294) (0.657:0.657:0.657))
    (IOPATH A1 X (0.346:0.346:0.346) (0.733:0.733:0.733))
    (IOPATH S X (0.437:0.437:0.437) (0.754:0.754:0.754))
    (IOPATH S X (0.300:0.300:0.300) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.276:0.276:0.276) (0.649:0.649:0.649))
    (IOPATH A1 X (0.365:0.365:0.365) (0.721:0.721:0.721))
    (IOPATH S X (0.438:0.438:0.438) (0.754:0.754:0.754))
    (IOPATH S X (0.300:0.300:0.300) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.274:0.274:0.274) (0.661:0.661:0.661))
    (IOPATH A1 X (0.356:0.356:0.356) (0.753:0.753:0.753))
    (IOPATH S X (0.434:0.434:0.434) (0.750:0.750:0.750))
    (IOPATH S X (0.297:0.297:0.297) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.278:0.278) (0.650:0.650:0.650))
    (IOPATH A1 X (0.347:0.347:0.347) (0.733:0.733:0.733))
    (IOPATH S X (0.437:0.437:0.437) (0.754:0.754:0.754))
    (IOPATH S X (0.300:0.300:0.300) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.250:0.252:0.254) (0.671:0.671:0.672))
    (IOPATH A1 X (0.259:0.261:0.263) (0.696:0.696:0.696))
    (IOPATH S X (0.437:0.437:0.437) (0.767:0.767:0.767))
    (IOPATH S X (0.308:0.308:0.308) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.264) (0.683:0.683:0.683))
    (IOPATH A1 X (0.267:0.269:0.272) (0.708:0.708:0.708))
    (IOPATH S X (0.447:0.447:0.447) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.369:0.369:0.369) (0.717:0.717:0.717))
    (IOPATH A1 X (0.258:0.260:0.262) (0.696:0.696:0.696))
    (IOPATH S X (0.439:0.439:0.439) (0.769:0.769:0.769))
    (IOPATH S X (0.310:0.310:0.310) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.284:0.284:0.284) (0.667:0.667:0.667))
    (IOPATH S X (0.417:0.417:0.417) (0.740:0.740:0.740))
    (IOPATH S X (0.288:0.288:0.288) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.245:0.246:0.247) (0.659:0.659:0.660))
    (IOPATH A1 X (0.246:0.247:0.248) (0.678:0.678:0.678))
    (IOPATH S X (0.420:0.420:0.420) (0.744:0.744:0.744))
    (IOPATH S X (0.291:0.291:0.291) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.245:0.247) (0.665:0.666:0.666))
    (IOPATH A1 X (0.259:0.261:0.262) (0.695:0.695:0.696))
    (IOPATH S X (0.431:0.431:0.431) (0.760:0.760:0.760))
    (IOPATH S X (0.302:0.302:0.302) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.303:0.304:0.305) (0.746:0.746:0.747))
    (IOPATH S X (0.472:0.472:0.472) (0.806:0.806:0.806))
    (IOPATH S X (0.342:0.342:0.342) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_0\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.258:0.259:0.260) (0.253:0.253:0.253))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.315:0.315) (0.679:0.679:0.679))
    (IOPATH A1 X (0.389:0.389:0.389) (0.746:0.746:0.746))
    (IOPATH S X (0.447:0.447:0.447) (0.780:0.780:0.780))
    (IOPATH S X (0.320:0.320:0.320) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.298:0.298) (0.656:0.656:0.656))
    (IOPATH A1 X (0.377:0.377:0.377) (0.726:0.726:0.726))
    (IOPATH S X (0.428:0.428:0.428) (0.755:0.755:0.755))
    (IOPATH S X (0.302:0.302:0.302) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.276:0.276:0.276) (0.667:0.667:0.667))
    (IOPATH A1 X (0.403:0.403:0.403) (0.760:0.760:0.760))
    (IOPATH S X (0.439:0.439:0.439) (0.769:0.769:0.769))
    (IOPATH S X (0.312:0.312:0.312) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.234:0.237:0.239) (0.652:0.652:0.652))
    (IOPATH A1 X (0.248:0.250:0.252) (0.681:0.681:0.681))
    (IOPATH S X (0.438:0.438:0.438) (0.767:0.767:0.767))
    (IOPATH S X (0.313:0.313:0.313) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.692:0.692:0.692))
    (IOPATH A1 X (0.239:0.242:0.244) (0.671:0.671:0.671))
    (IOPATH S X (0.433:0.433:0.433) (0.761:0.761:0.761))
    (IOPATH S X (0.308:0.308:0.308) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.398:0.398:0.398) (0.745:0.745:0.745))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.452:0.452:0.452) (0.787:0.787:0.787))
    (IOPATH S X (0.327:0.327:0.327) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.263:0.263:0.263) (0.660:0.660:0.660))
    (IOPATH S X (0.436:0.436:0.436) (0.766:0.766:0.766))
    (IOPATH S X (0.311:0.311:0.311) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.246:0.248) (0.665:0.665:0.665))
    (IOPATH A1 X (0.252:0.254:0.255) (0.688:0.688:0.689))
    (IOPATH S X (0.455:0.455:0.455) (0.785:0.785:0.785))
    (IOPATH S X (0.329:0.329:0.329) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.287:0.289:0.291) (0.727:0.727:0.728))
    (IOPATH S X (0.483:0.483:0.483) (0.819:0.819:0.819))
    (IOPATH S X (0.357:0.357:0.357) (0.791:0.791:0.791))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.366:0.367:0.368) (0.791:0.791:0.791))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.536:0.536:0.536) (0.877:0.877:0.877))
    (IOPATH S X (0.406:0.406:0.406) (0.856:0.856:0.856))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_1\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.367:0.368:0.368) (0.324:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.293:0.293:0.293) (0.651:0.651:0.651))
    (IOPATH A1 X (0.366:0.366:0.366) (0.717:0.717:0.717))
    (IOPATH S X (0.443:0.443:0.443) (0.760:0.760:0.760))
    (IOPATH S X (0.310:0.310:0.310) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.304:0.304:0.304) (0.664:0.664:0.664))
    (IOPATH A1 X (0.384:0.384:0.384) (0.735:0.735:0.735))
    (IOPATH S X (0.451:0.451:0.451) (0.773:0.773:0.773))
    (IOPATH S X (0.318:0.318:0.318) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.329:0.329:0.329) (0.708:0.708:0.708))
    (IOPATH A1 X (0.350:0.350:0.350) (0.711:0.711:0.711))
    (IOPATH S X (0.448:0.448:0.448) (0.767:0.767:0.767))
    (IOPATH S X (0.315:0.315:0.315) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.294:0.294:0.294) (0.688:0.688:0.688))
    (IOPATH A1 X (0.389:0.389:0.389) (0.791:0.791:0.791))
    (IOPATH S X (0.469:0.469:0.469) (0.796:0.796:0.796))
    (IOPATH S X (0.336:0.336:0.336) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.310:0.310:0.310) (0.690:0.690:0.690))
    (IOPATH A1 X (0.333:0.333:0.333) (0.720:0.720:0.720))
    (IOPATH S X (0.450:0.450:0.450) (0.771:0.771:0.771))
    (IOPATH S X (0.317:0.317:0.317) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.238:0.241:0.243) (0.656:0.656:0.657))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.437:0.437:0.437) (0.767:0.767:0.767))
    (IOPATH S X (0.312:0.312:0.312) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.256:0.258:0.260) (0.675:0.676:0.676))
    (IOPATH A1 X (0.253:0.255:0.257) (0.690:0.690:0.690))
    (IOPATH S X (0.446:0.446:0.446) (0.780:0.780:0.780))
    (IOPATH S X (0.321:0.321:0.321) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.388:0.388:0.388) (0.741:0.741:0.741))
    (IOPATH A1 X (0.284:0.286:0.287) (0.724:0.724:0.725))
    (IOPATH S X (0.476:0.476:0.476) (0.814:0.814:0.814))
    (IOPATH S X (0.350:0.350:0.350) (0.786:0.786:0.786))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.322:0.322:0.322) (0.718:0.718:0.718))
    (IOPATH S X (0.436:0.436:0.436) (0.766:0.766:0.766))
    (IOPATH S X (0.311:0.311:0.311) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.249:0.250:0.251) (0.683:0.683:0.683))
    (IOPATH S X (0.437:0.437:0.437) (0.768:0.768:0.768))
    (IOPATH S X (0.311:0.311:0.311) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.262) (0.683:0.683:0.683))
    (IOPATH A1 X (0.284:0.286:0.287) (0.718:0.718:0.718))
    (IOPATH S X (0.454:0.454:0.454) (0.789:0.789:0.789))
    (IOPATH S X (0.327:0.327:0.327) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.310:0.311:0.312) (0.752:0.752:0.752))
    (IOPATH S X (0.479:0.479:0.479) (0.813:0.813:0.813))
    (IOPATH S X (0.348:0.348:0.348) (0.795:0.795:0.795))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_10\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.272:0.272:0.273) (0.263:0.263:0.263))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.301:0.301:0.301) (0.660:0.660:0.660))
    (IOPATH A1 X (0.333:0.333:0.333) (0.720:0.720:0.720))
    (IOPATH S X (0.441:0.441:0.441) (0.769:0.769:0.769))
    (IOPATH S X (0.316:0.316:0.316) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.283:0.283:0.283) (0.637:0.637:0.637))
    (IOPATH A1 X (0.326:0.326:0.326) (0.708:0.708:0.708))
    (IOPATH S X (0.424:0.424:0.424) (0.746:0.746:0.746))
    (IOPATH S X (0.299:0.299:0.299) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.318:0.318:0.318) (0.695:0.695:0.695))
    (IOPATH A1 X (0.390:0.390:0.390) (0.734:0.734:0.734))
    (IOPATH S X (0.438:0.438:0.438) (0.764:0.764:0.764))
    (IOPATH S X (0.313:0.313:0.313) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.222:0.225:0.227) (0.640:0.640:0.640))
    (IOPATH A1 X (0.235:0.237:0.239) (0.667:0.667:0.667))
    (IOPATH S X (0.424:0.424:0.424) (0.750:0.750:0.750))
    (IOPATH S X (0.298:0.298:0.298) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.380:0.380:0.380) (0.766:0.766:0.766))
    (IOPATH A1 X (0.256:0.258:0.261) (0.694:0.694:0.695))
    (IOPATH S X (0.445:0.445:0.445) (0.778:0.778:0.778))
    (IOPATH S X (0.318:0.318:0.318) (0.753:0.753:0.753))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.409:0.409:0.409) (0.750:0.750:0.750))
    (IOPATH A1 X (0.342:0.342:0.342) (0.746:0.746:0.746))
    (IOPATH S X (0.462:0.462:0.462) (0.797:0.797:0.797))
    (IOPATH S X (0.335:0.335:0.335) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.328:0.328:0.328) (0.703:0.703:0.703))
    (IOPATH S X (0.426:0.426:0.426) (0.753:0.753:0.753))
    (IOPATH S X (0.300:0.300:0.300) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.254:0.256:0.258) (0.674:0.674:0.674))
    (IOPATH A1 X (0.252:0.253:0.254) (0.689:0.689:0.689))
    (IOPATH S X (0.442:0.442:0.442) (0.773:0.773:0.773))
    (IOPATH S X (0.314:0.314:0.314) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.279:0.281) (0.703:0.703:0.703))
    (IOPATH A1 X (0.300:0.301:0.303) (0.737:0.737:0.737))
    (IOPATH S X (0.472:0.472:0.472) (0.808:0.808:0.808))
    (IOPATH S X (0.344:0.344:0.344) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.299:0.300) (0.717:0.717:0.717))
    (IOPATH A1 X (0.289:0.290:0.291) (0.729:0.729:0.729))
    (IOPATH S X (0.447:0.447:0.447) (0.778:0.778:0.778))
    (IOPATH S X (0.317:0.317:0.317) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_11\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.204:0.205:0.206) (0.217:0.217:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.303:0.303) (0.665:0.665:0.665))
    (IOPATH A1 X (0.347:0.347:0.347) (0.735:0.735:0.735))
    (IOPATH S X (0.454:0.454:0.454) (0.776:0.776:0.776))
    (IOPATH S X (0.321:0.321:0.321) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.293:0.293:0.293) (0.656:0.656:0.656))
    (IOPATH A1 X (0.345:0.345:0.345) (0.732:0.732:0.732))
    (IOPATH S X (0.449:0.449:0.449) (0.769:0.769:0.769))
    (IOPATH S X (0.315:0.315:0.315) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.278:0.278) (0.652:0.652:0.652))
    (IOPATH A1 X (0.368:0.368:0.368) (0.725:0.725:0.725))
    (IOPATH S X (0.452:0.452:0.452) (0.772:0.772:0.772))
    (IOPATH S X (0.318:0.318:0.318) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.292:0.292:0.292) (0.683:0.683:0.683))
    (IOPATH A1 X (0.374:0.374:0.374) (0.775:0.775:0.775))
    (IOPATH S X (0.462:0.462:0.462) (0.787:0.787:0.787))
    (IOPATH S X (0.329:0.329:0.329) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.277:0.277) (0.649:0.649:0.649))
    (IOPATH A1 X (0.346:0.346:0.346) (0.732:0.732:0.732))
    (IOPATH S X (0.448:0.448:0.448) (0.768:0.768:0.768))
    (IOPATH S X (0.315:0.315:0.315) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.243:0.245) (0.660:0.660:0.660))
    (IOPATH A1 X (0.249:0.251:0.253) (0.683:0.684:0.684))
    (IOPATH S X (0.435:0.435:0.435) (0.765:0.765:0.765))
    (IOPATH S X (0.308:0.308:0.308) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.267:0.269:0.271) (0.690:0.690:0.691))
    (IOPATH A1 X (0.269:0.271:0.273) (0.708:0.708:0.709))
    (IOPATH S X (0.455:0.455:0.455) (0.790:0.790:0.790))
    (IOPATH S X (0.328:0.328:0.328) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.390:0.390:0.390) (0.739:0.739:0.739))
    (IOPATH A1 X (0.278:0.280:0.282) (0.718:0.718:0.719))
    (IOPATH S X (0.465:0.465:0.465) (0.801:0.801:0.801))
    (IOPATH S X (0.338:0.338:0.338) (0.776:0.776:0.776))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.297:0.297:0.297) (0.685:0.685:0.685))
    (IOPATH S X (0.436:0.436:0.436) (0.767:0.767:0.767))
    (IOPATH S X (0.309:0.309:0.309) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.254:0.255:0.256) (0.671:0.671:0.671))
    (IOPATH A1 X (0.251:0.252:0.253) (0.686:0.686:0.686))
    (IOPATH S X (0.434:0.434:0.434) (0.762:0.762:0.762))
    (IOPATH S X (0.305:0.305:0.305) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.254:0.255) (0.674:0.674:0.674))
    (IOPATH A1 X (0.272:0.274:0.275) (0.705:0.705:0.706))
    (IOPATH S X (0.440:0.440:0.440) (0.771:0.771:0.771))
    (IOPATH S X (0.311:0.311:0.311) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.290:0.291) (0.713:0.714:0.714))
    (IOPATH A1 X (0.292:0.294:0.295) (0.733:0.733:0.733))
    (IOPATH S X (0.461:0.461:0.461) (0.793:0.793:0.793))
    (IOPATH S X (0.330:0.330:0.330) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_12\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.236:0.237) (0.236:0.237:0.237))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.291:0.291) (0.648:0.648:0.648))
    (IOPATH A1 X (0.363:0.363:0.363) (0.714:0.714:0.714))
    (IOPATH S X (0.420:0.420:0.420) (0.743:0.743:0.743))
    (IOPATH S X (0.293:0.293:0.293) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.290:0.290:0.290) (0.646:0.646:0.646))
    (IOPATH A1 X (0.369:0.369:0.369) (0.716:0.716:0.716))
    (IOPATH S X (0.417:0.417:0.417) (0.740:0.740:0.740))
    (IOPATH S X (0.290:0.290:0.290) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.341:0.341:0.341) (0.723:0.723:0.723))
    (IOPATH A1 X (0.362:0.362:0.362) (0.726:0.726:0.726))
    (IOPATH S X (0.438:0.438:0.438) (0.768:0.768:0.768))
    (IOPATH S X (0.310:0.310:0.310) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.242:0.245:0.247) (0.664:0.664:0.664))
    (IOPATH A1 X (0.249:0.251:0.253) (0.686:0.687:0.687))
    (IOPATH S X (0.442:0.442:0.442) (0.774:0.774:0.774))
    (IOPATH S X (0.316:0.316:0.316) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.332:0.332:0.332) (0.716:0.716:0.716))
    (IOPATH A1 X (0.251:0.253:0.255) (0.686:0.686:0.686))
    (IOPATH S X (0.438:0.438:0.438) (0.769:0.769:0.769))
    (IOPATH S X (0.312:0.312:0.312) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.286:0.286:0.286) (0.694:0.694:0.694))
    (IOPATH A1 X (0.292:0.292:0.292) (0.703:0.703:0.703))
    (IOPATH S X (0.450:0.450:0.450) (0.784:0.784:0.784))
    (IOPATH S X (0.324:0.324:0.324) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.309:0.309:0.309) (0.697:0.697:0.697))
    (IOPATH S X (0.444:0.444:0.444) (0.778:0.778:0.778))
    (IOPATH S X (0.318:0.318:0.318) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.260:0.261) (0.680:0.681:0.681))
    (IOPATH A1 X (0.266:0.267:0.268) (0.704:0.704:0.704))
    (IOPATH S X (0.447:0.447:0.447) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.259:0.260) (0.679:0.679:0.679))
    (IOPATH A1 X (0.258:0.258:0.258) (0.682:0.682:0.682))
    (IOPATH S X (0.444:0.444:0.444) (0.775:0.775:0.775))
    (IOPATH S X (0.315:0.315:0.315) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.327:0.327:0.327) (0.740:0.740:0.740))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.500:0.500:0.500) (0.837:0.837:0.837))
    (IOPATH S X (0.369:0.369:0.369) (0.818:0.818:0.818))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_13\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.291:0.292:0.293) (0.277:0.277:0.278))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.329:0.329:0.329) (0.694:0.694:0.694))
    (IOPATH A1 X (0.361:0.361:0.361) (0.754:0.754:0.754))
    (IOPATH S X (0.463:0.463:0.463) (0.786:0.786:0.786))
    (IOPATH S X (0.324:0.324:0.324) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.685:0.685:0.685))
    (IOPATH A1 X (0.365:0.365:0.365) (0.757:0.757:0.757))
    (IOPATH S X (0.455:0.455:0.455) (0.778:0.778:0.778))
    (IOPATH S X (0.317:0.317:0.317) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.332:0.332:0.332) (0.714:0.714:0.714))
    (IOPATH A1 X (0.406:0.406:0.406) (0.752:0.752:0.752))
    (IOPATH S X (0.446:0.446:0.446) (0.765:0.765:0.765))
    (IOPATH S X (0.308:0.308:0.308) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.347:0.347:0.347) (0.732:0.732:0.732))
    (IOPATH A1 X (0.402:0.402:0.402) (0.757:0.757:0.757))
    (IOPATH S X (0.454:0.454:0.454) (0.777:0.777:0.777))
    (IOPATH S X (0.316:0.316:0.316) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.710:0.710:0.710))
    (IOPATH A1 X (0.396:0.396:0.396) (0.759:0.759:0.759))
    (IOPATH S X (0.468:0.468:0.468) (0.793:0.793:0.793))
    (IOPATH S X (0.330:0.330:0.330) (0.777:0.777:0.777))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.257:0.259:0.260) (0.689:0.689:0.690))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.304:0.304:0.304) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.253:0.256:0.258) (0.673:0.673:0.674))
    (IOPATH A1 X (0.256:0.258:0.261) (0.692:0.692:0.692))
    (IOPATH S X (0.437:0.437:0.437) (0.768:0.768:0.768))
    (IOPATH S X (0.309:0.309:0.309) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.364:0.364:0.364) (0.741:0.741:0.741))
    (IOPATH A1 X (0.284:0.286:0.288) (0.720:0.720:0.720))
    (IOPATH S X (0.454:0.454:0.454) (0.788:0.788:0.788))
    (IOPATH S X (0.326:0.326:0.326) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.286:0.286:0.286) (0.670:0.670:0.670))
    (IOPATH S X (0.423:0.423:0.423) (0.749:0.749:0.749))
    (IOPATH S X (0.295:0.295:0.295) (0.725:0.725:0.725))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.274:0.276:0.277) (0.714:0.714:0.714))
    (IOPATH S X (0.460:0.460:0.460) (0.792:0.792:0.792))
    (IOPATH S X (0.330:0.330:0.330) (0.770:0.770:0.770))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.263:0.265) (0.686:0.686:0.687))
    (IOPATH A1 X (0.281:0.282:0.284) (0.717:0.717:0.718))
    (IOPATH S X (0.455:0.455:0.455) (0.788:0.788:0.788))
    (IOPATH S X (0.326:0.326:0.326) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.298:0.300:0.301) (0.735:0.736:0.736))
    (IOPATH S X (0.452:0.452:0.452) (0.783:0.783:0.783))
    (IOPATH S X (0.321:0.321:0.321) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_14\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.250:0.251:0.252) (0.246:0.247:0.247))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.299:0.299:0.299) (0.659:0.659:0.659))
    (IOPATH A1 X (0.342:0.342:0.342) (0.729:0.729:0.729))
    (IOPATH S X (0.425:0.425:0.425) (0.750:0.750:0.750))
    (IOPATH S X (0.296:0.296:0.296) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.287:0.287:0.287) (0.649:0.649:0.649))
    (IOPATH A1 X (0.339:0.339:0.339) (0.725:0.725:0.725))
    (IOPATH S X (0.419:0.419:0.419) (0.742:0.742:0.742))
    (IOPATH S X (0.290:0.290:0.290) (0.720:0.720:0.720))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.286:0.286:0.286) (0.663:0.663:0.663))
    (IOPATH A1 X (0.376:0.376:0.376) (0.735:0.735:0.735))
    (IOPATH S X (0.435:0.435:0.435) (0.763:0.763:0.763))
    (IOPATH S X (0.306:0.306:0.306) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.240:0.243:0.246) (0.662:0.662:0.662))
    (IOPATH A1 X (0.249:0.251:0.253) (0.684:0.684:0.684))
    (IOPATH S X (0.444:0.444:0.444) (0.776:0.776:0.776))
    (IOPATH S X (0.319:0.319:0.319) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.383:0.383:0.383) (0.759:0.759:0.759))
    (IOPATH A1 X (0.278:0.280:0.282) (0.717:0.718:0.718))
    (IOPATH S X (0.468:0.468:0.468) (0.805:0.805:0.805))
    (IOPATH S X (0.343:0.343:0.343) (0.777:0.777:0.777))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.429:0.429:0.429) (0.781:0.781:0.781))
    (IOPATH A1 X (0.392:0.392:0.392) (0.798:0.798:0.798))
    (IOPATH S X (0.509:0.509:0.509) (0.851:0.851:0.851))
    (IOPATH S X (0.384:0.384:0.384) (0.823:0.823:0.823))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.332:0.332:0.332) (0.736:0.736:0.736))
    (IOPATH S X (0.460:0.460:0.460) (0.797:0.797:0.797))
    (IOPATH S X (0.335:0.335:0.335) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.250:0.251) (0.661:0.661:0.661))
    (IOPATH A1 X (0.243:0.244:0.245) (0.675:0.675:0.675))
    (IOPATH S X (0.429:0.429:0.429) (0.756:0.756:0.756))
    (IOPATH S X (0.303:0.303:0.303) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.257:0.258:0.259) (0.675:0.675:0.676))
    (IOPATH A1 X (0.288:0.289:0.290) (0.714:0.714:0.714))
    (IOPATH S X (0.441:0.441:0.441) (0.773:0.773:0.773))
    (IOPATH S X (0.314:0.314:0.314) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.283:0.285:0.286) (0.707:0.708:0.708))
    (IOPATH A1 X (0.285:0.286:0.287) (0.727:0.727:0.727))
    (IOPATH S X (0.462:0.462:0.462) (0.795:0.795:0.795))
    (IOPATH S X (0.332:0.332:0.332) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_15\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.217:0.218:0.219) (0.225:0.225:0.226))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.352:0.352:0.352) (0.720:0.720:0.720))
    (IOPATH A1 X (0.385:0.385:0.385) (0.779:0.779:0.779))
    (IOPATH S X (0.496:0.496:0.496) (0.826:0.826:0.826))
    (IOPATH S X (0.362:0.362:0.362) (0.805:0.805:0.805))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.683:0.683:0.683))
    (IOPATH A1 X (0.364:0.364:0.364) (0.755:0.755:0.755))
    (IOPATH S X (0.463:0.463:0.463) (0.790:0.790:0.790))
    (IOPATH S X (0.330:0.330:0.330) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.336:0.336:0.336) (0.719:0.719:0.719))
    (IOPATH A1 X (0.410:0.410:0.410) (0.757:0.757:0.757))
    (IOPATH S X (0.460:0.460:0.460) (0.785:0.785:0.785))
    (IOPATH S X (0.327:0.327:0.327) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.360:0.360:0.360) (0.746:0.746:0.746))
    (IOPATH A1 X (0.415:0.415:0.415) (0.771:0.771:0.771))
    (IOPATH S X (0.477:0.477:0.477) (0.805:0.805:0.805))
    (IOPATH S X (0.343:0.343:0.343) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.710:0.710:0.710))
    (IOPATH A1 X (0.396:0.396:0.396) (0.759:0.759:0.759))
    (IOPATH S X (0.479:0.479:0.479) (0.807:0.807:0.807))
    (IOPATH S X (0.345:0.345:0.345) (0.786:0.786:0.786))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.263) (0.681:0.681:0.682))
    (IOPATH A1 X (0.282:0.283:0.285) (0.713:0.714:0.714))
    (IOPATH S X (0.441:0.441:0.441) (0.772:0.772:0.772))
    (IOPATH S X (0.312:0.312:0.312) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.268:0.270:0.273) (0.707:0.707:0.707))
    (IOPATH S X (0.445:0.445:0.445) (0.777:0.777:0.777))
    (IOPATH S X (0.316:0.316:0.316) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.375:0.375:0.375) (0.753:0.753:0.753))
    (IOPATH A1 X (0.295:0.297:0.298) (0.731:0.731:0.732))
    (IOPATH S X (0.462:0.462:0.462) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.774:0.774:0.774))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.297:0.297:0.297) (0.684:0.684:0.684))
    (IOPATH S X (0.431:0.431:0.431) (0.758:0.758:0.758))
    (IOPATH S X (0.302:0.302:0.302) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.292:0.293) (0.714:0.714:0.714))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.471:0.471:0.471) (0.806:0.806:0.806))
    (IOPATH S X (0.342:0.342:0.342) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.266:0.267:0.268) (0.689:0.689:0.689))
    (IOPATH A1 X (0.287:0.288:0.290) (0.722:0.722:0.722))
    (IOPATH S X (0.454:0.454:0.454) (0.787:0.787:0.787))
    (IOPATH S X (0.325:0.325:0.325) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.345:0.346:0.347) (0.783:0.783:0.783))
    (IOPATH S X (0.483:0.483:0.483) (0.818:0.818:0.818))
    (IOPATH S X (0.352:0.352:0.352) (0.804:0.804:0.804))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_2\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.301:0.302:0.303) (0.283:0.284:0.284))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.298:0.298) (0.658:0.658:0.658))
    (IOPATH A1 X (0.341:0.341:0.341) (0.728:0.728:0.728))
    (IOPATH S X (0.424:0.424:0.424) (0.749:0.749:0.749))
    (IOPATH S X (0.295:0.295:0.295) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.288:0.288:0.288) (0.650:0.650:0.650))
    (IOPATH A1 X (0.340:0.340:0.340) (0.726:0.726:0.726))
    (IOPATH S X (0.419:0.419:0.419) (0.743:0.743:0.743))
    (IOPATH S X (0.290:0.290:0.290) (0.721:0.721:0.721))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.296:0.296:0.296) (0.677:0.677:0.677))
    (IOPATH A1 X (0.368:0.368:0.368) (0.766:0.766:0.766))
    (IOPATH S X (0.424:0.424:0.424) (0.748:0.748:0.748))
    (IOPATH S X (0.295:0.295:0.295) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.250:0.253) (0.671:0.671:0.671))
    (IOPATH A1 X (0.256:0.258:0.260) (0.693:0.693:0.693))
    (IOPATH S X (0.443:0.443:0.443) (0.775:0.775:0.775))
    (IOPATH S X (0.315:0.315:0.315) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.427:0.427:0.427) (0.772:0.772:0.772))
    (IOPATH A1 X (0.297:0.299:0.302) (0.739:0.740:0.740))
    (IOPATH S X (0.483:0.483:0.483) (0.821:0.821:0.821))
    (IOPATH S X (0.356:0.356:0.356) (0.797:0.797:0.797))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.373:0.373:0.373) (0.749:0.749:0.749))
    (IOPATH A1 X (0.349:0.349:0.349) (0.752:0.752:0.752))
    (IOPATH S X (0.459:0.459:0.459) (0.794:0.794:0.794))
    (IOPATH S X (0.332:0.332:0.332) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.298:0.298:0.298) (0.691:0.691:0.691))
    (IOPATH S X (0.442:0.442:0.442) (0.775:0.775:0.775))
    (IOPATH S X (0.315:0.315:0.315) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.260:0.261) (0.666:0.666:0.666))
    (IOPATH A1 X (0.243:0.244:0.246) (0.675:0.675:0.675))
    (IOPATH S X (0.428:0.428:0.428) (0.755:0.755:0.755))
    (IOPATH S X (0.302:0.302:0.302) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.263:0.264:0.265) (0.685:0.685:0.686))
    (IOPATH A1 X (0.277:0.278:0.280) (0.712:0.713:0.713))
    (IOPATH S X (0.452:0.452:0.452) (0.787:0.787:0.787))
    (IOPATH S X (0.325:0.325:0.325) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.304:0.305) (0.727:0.727:0.728))
    (IOPATH A1 X (0.298:0.300:0.301) (0.741:0.741:0.741))
    (IOPATH S X (0.472:0.472:0.472) (0.806:0.806:0.806))
    (IOPATH S X (0.342:0.342:0.342) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_3\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.240:0.241:0.241) (0.241:0.241:0.242))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.291:0.291) (0.649:0.649:0.649))
    (IOPATH A1 X (0.364:0.364:0.364) (0.715:0.715:0.715))
    (IOPATH S X (0.446:0.446:0.446) (0.762:0.762:0.762))
    (IOPATH S X (0.313:0.313:0.313) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.293:0.293:0.293) (0.650:0.650:0.650))
    (IOPATH A1 X (0.372:0.372:0.372) (0.721:0.721:0.721))
    (IOPATH S X (0.445:0.445:0.445) (0.762:0.762:0.762))
    (IOPATH S X (0.313:0.313:0.313) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.328:0.328:0.328) (0.707:0.707:0.707))
    (IOPATH A1 X (0.349:0.349:0.349) (0.709:0.709:0.709))
    (IOPATH S X (0.451:0.451:0.451) (0.770:0.770:0.770))
    (IOPATH S X (0.319:0.319:0.319) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.270:0.270) (0.657:0.657:0.657))
    (IOPATH A1 X (0.364:0.364:0.364) (0.761:0.761:0.761))
    (IOPATH S X (0.451:0.451:0.451) (0.770:0.770:0.770))
    (IOPATH S X (0.318:0.318:0.318) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.701:0.701:0.701))
    (IOPATH A1 X (0.341:0.341:0.341) (0.731:0.731:0.731))
    (IOPATH S X (0.463:0.463:0.463) (0.786:0.786:0.786))
    (IOPATH S X (0.330:0.330:0.330) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.235:0.238:0.240) (0.654:0.654:0.655))
    (IOPATH A1 X (0.242:0.244:0.246) (0.677:0.677:0.678))
    (IOPATH S X (0.441:0.441:0.441) (0.771:0.771:0.771))
    (IOPATH S X (0.316:0.316:0.316) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.254:0.256:0.258) (0.691:0.692:0.692))
    (IOPATH S X (0.450:0.450:0.450) (0.784:0.784:0.784))
    (IOPATH S X (0.325:0.325:0.325) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.393:0.393:0.393) (0.746:0.746:0.746))
    (IOPATH A1 X (0.292:0.294:0.295) (0.732:0.733:0.733))
    (IOPATH S X (0.483:0.483:0.483) (0.821:0.821:0.821))
    (IOPATH S X (0.357:0.357:0.357) (0.793:0.793:0.793))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.346:0.346:0.346) (0.748:0.748:0.748))
    (IOPATH S X (0.461:0.461:0.461) (0.798:0.798:0.798))
    (IOPATH S X (0.336:0.336:0.336) (0.770:0.770:0.770))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.254:0.256:0.257) (0.675:0.675:0.675))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.438:0.438:0.438) (0.769:0.769:0.769))
    (IOPATH S X (0.310:0.310:0.310) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.271:0.272) (0.690:0.691:0.691))
    (IOPATH A1 X (0.286:0.288:0.289) (0.719:0.719:0.720))
    (IOPATH S X (0.447:0.447:0.447) (0.781:0.781:0.781))
    (IOPATH S X (0.319:0.319:0.319) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.302:0.303:0.305) (0.744:0.744:0.744))
    (IOPATH S X (0.463:0.463:0.463) (0.795:0.795:0.795))
    (IOPATH S X (0.332:0.332:0.332) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_4\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.242:0.243:0.244) (0.241:0.242:0.242))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.298:0.298) (0.656:0.656:0.656))
    (IOPATH A1 X (0.330:0.330:0.330) (0.716:0.716:0.716))
    (IOPATH S X (0.429:0.429:0.429) (0.755:0.755:0.755))
    (IOPATH S X (0.302:0.302:0.302) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.309:0.309:0.309) (0.670:0.670:0.670))
    (IOPATH A1 X (0.353:0.353:0.353) (0.742:0.742:0.742))
    (IOPATH S X (0.438:0.438:0.438) (0.769:0.769:0.769))
    (IOPATH S X (0.312:0.312:0.312) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.314:0.314:0.314) (0.703:0.703:0.703))
    (IOPATH A1 X (0.360:0.360:0.360) (0.762:0.762:0.762))
    (IOPATH S X (0.452:0.452:0.452) (0.786:0.786:0.786))
    (IOPATH S X (0.325:0.325:0.325) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.232:0.234) (0.645:0.645:0.645))
    (IOPATH A1 X (0.232:0.234:0.236) (0.663:0.663:0.663))
    (IOPATH S X (0.426:0.426:0.426) (0.752:0.752:0.752))
    (IOPATH S X (0.300:0.300:0.300) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.401:0.401:0.401) (0.790:0.790:0.790))
    (IOPATH A1 X (0.287:0.289:0.290) (0.726:0.726:0.726))
    (IOPATH S X (0.468:0.468:0.468) (0.806:0.806:0.806))
    (IOPATH S X (0.342:0.342:0.342) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.366:0.366:0.366) (0.744:0.744:0.744))
    (IOPATH A1 X (0.340:0.340:0.340) (0.743:0.743:0.743))
    (IOPATH S X (0.462:0.462:0.462) (0.799:0.799:0.799))
    (IOPATH S X (0.336:0.336:0.336) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.276:0.276:0.276) (0.657:0.657:0.657))
    (IOPATH S X (0.419:0.419:0.419) (0.744:0.744:0.744))
    (IOPATH S X (0.294:0.294:0.294) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.282:0.284:0.285) (0.701:0.701:0.701))
    (IOPATH A1 X (0.268:0.270:0.271) (0.710:0.710:0.710))
    (IOPATH S X (0.458:0.458:0.458) (0.790:0.790:0.790))
    (IOPATH S X (0.328:0.328:0.328) (0.768:0.768:0.768))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.251:0.252:0.253) (0.676:0.676:0.676))
    (IOPATH A1 X (0.276:0.277:0.278) (0.711:0.711:0.712))
    (IOPATH S X (0.449:0.449:0.449) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.287:0.288:0.289) (0.710:0.710:0.710))
    (IOPATH A1 X (0.297:0.298:0.299) (0.734:0.735:0.735))
    (IOPATH S X (0.447:0.447:0.447) (0.778:0.778:0.778))
    (IOPATH S X (0.316:0.316:0.316) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_5\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.234:0.235:0.236) (0.236:0.236:0.236))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.333:0.333:0.333) (0.700:0.700:0.700))
    (IOPATH A1 X (0.377:0.377:0.377) (0.770:0.770:0.770))
    (IOPATH S X (0.483:0.483:0.483) (0.811:0.811:0.811))
    (IOPATH S X (0.349:0.349:0.349) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.322:0.322:0.322) (0.692:0.692:0.692))
    (IOPATH A1 X (0.375:0.375:0.375) (0.768:0.768:0.768))
    (IOPATH S X (0.477:0.477:0.477) (0.804:0.804:0.804))
    (IOPATH S X (0.343:0.343:0.343) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.274:0.274:0.274) (0.647:0.647:0.647))
    (IOPATH A1 X (0.364:0.364:0.364) (0.719:0.719:0.719))
    (IOPATH S X (0.448:0.448:0.448) (0.768:0.768:0.768))
    (IOPATH S X (0.315:0.315:0.315) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.283:0.283:0.283) (0.672:0.672:0.672))
    (IOPATH A1 X (0.365:0.365:0.365) (0.764:0.764:0.764))
    (IOPATH S X (0.455:0.455:0.455) (0.777:0.777:0.777))
    (IOPATH S X (0.322:0.322:0.322) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.278:0.278) (0.650:0.650:0.650))
    (IOPATH A1 X (0.347:0.347:0.347) (0.734:0.734:0.734))
    (IOPATH S X (0.450:0.450:0.450) (0.770:0.770:0.770))
    (IOPATH S X (0.317:0.317:0.317) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.260:0.262) (0.675:0.676:0.676))
    (IOPATH A1 X (0.267:0.269:0.270) (0.699:0.699:0.700))
    (IOPATH S X (0.434:0.434:0.434) (0.763:0.763:0.763))
    (IOPATH S X (0.306:0.306:0.306) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.247:0.249:0.251) (0.668:0.668:0.668))
    (IOPATH A1 X (0.251:0.253:0.255) (0.687:0.687:0.688))
    (IOPATH S X (0.434:0.434:0.434) (0.763:0.763:0.763))
    (IOPATH S X (0.305:0.305:0.305) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.378:0.378:0.378) (0.726:0.726:0.726))
    (IOPATH A1 X (0.267:0.268:0.270) (0.705:0.706:0.706))
    (IOPATH S X (0.448:0.448:0.448) (0.780:0.780:0.780))
    (IOPATH S X (0.319:0.319:0.319) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.279:0.279:0.279) (0.662:0.662:0.662))
    (IOPATH S X (0.415:0.415:0.415) (0.737:0.737:0.737))
    (IOPATH S X (0.286:0.286:0.286) (0.715:0.715:0.715))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.250:0.251) (0.668:0.668:0.668))
    (IOPATH A1 X (0.255:0.256:0.257) (0.690:0.690:0.690))
    (IOPATH S X (0.436:0.436:0.436) (0.764:0.764:0.764))
    (IOPATH S X (0.307:0.307:0.307) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.254:0.255) (0.677:0.678:0.678))
    (IOPATH A1 X (0.273:0.274:0.276) (0.710:0.710:0.710))
    (IOPATH S X (0.447:0.447:0.447) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.316:0.317) (0.741:0.741:0.741))
    (IOPATH A1 X (0.316:0.317:0.318) (0.758:0.759:0.759))
    (IOPATH S X (0.492:0.492:0.492) (0.828:0.828:0.828))
    (IOPATH S X (0.361:0.361:0.361) (0.807:0.807:0.807))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_6\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.253:0.254:0.255) (0.251:0.252:0.252))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.305:0.305:0.305) (0.666:0.666:0.666))
    (IOPATH A1 X (0.378:0.378:0.378) (0.732:0.732:0.732))
    (IOPATH S X (0.440:0.440:0.440) (0.770:0.770:0.770))
    (IOPATH S X (0.314:0.314:0.314) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.289:0.289) (0.645:0.645:0.645))
    (IOPATH A1 X (0.368:0.368:0.368) (0.715:0.715:0.715))
    (IOPATH S X (0.423:0.423:0.423) (0.748:0.748:0.748))
    (IOPATH S X (0.298:0.298:0.298) (0.720:0.720:0.720))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.271:0.271:0.271) (0.660:0.660:0.660))
    (IOPATH A1 X (0.397:0.397:0.397) (0.752:0.752:0.752))
    (IOPATH S X (0.436:0.436:0.436) (0.765:0.765:0.765))
    (IOPATH S X (0.311:0.311:0.311) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.222:0.225:0.227) (0.638:0.638:0.638))
    (IOPATH A1 X (0.234:0.236:0.238) (0.664:0.664:0.664))
    (IOPATH S X (0.420:0.420:0.420) (0.744:0.744:0.744))
    (IOPATH S X (0.294:0.294:0.294) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.350:0.350:0.350) (0.737:0.737:0.737))
    (IOPATH A1 X (0.265:0.268:0.270) (0.705:0.705:0.705))
    (IOPATH S X (0.451:0.451:0.451) (0.786:0.786:0.786))
    (IOPATH S X (0.324:0.324:0.324) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.365:0.365:0.365) (0.715:0.715:0.715))
    (IOPATH A1 X (0.291:0.291:0.291) (0.703:0.703:0.703))
    (IOPATH S X (0.447:0.447:0.447) (0.780:0.780:0.780))
    (IOPATH S X (0.320:0.320:0.320) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.322:0.322:0.322) (0.718:0.718:0.718))
    (IOPATH S X (0.430:0.430:0.430) (0.758:0.758:0.758))
    (IOPATH S X (0.303:0.303:0.303) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.279:0.280:0.282) (0.701:0.701:0.701))
    (IOPATH A1 X (0.272:0.274:0.275) (0.713:0.713:0.713))
    (IOPATH S X (0.469:0.469:0.469) (0.805:0.805:0.805))
    (IOPATH S X (0.343:0.343:0.343) (0.778:0.778:0.778))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.279:0.280) (0.702:0.702:0.702))
    (IOPATH A1 X (0.290:0.292:0.294) (0.730:0.731:0.731))
    (IOPATH S X (0.477:0.477:0.477) (0.815:0.815:0.815))
    (IOPATH S X (0.351:0.351:0.351) (0.787:0.787:0.787))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.346:0.347:0.348) (0.769:0.770:0.770))
    (IOPATH A1 X (0.348:0.349:0.350) (0.789:0.789:0.789))
    (IOPATH S X (0.517:0.517:0.517) (0.855:0.855:0.855))
    (IOPATH S X (0.386:0.386:0.386) (0.834:0.834:0.834))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_7\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.309:0.310:0.311) (0.289:0.290:0.290))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.329:0.329:0.329) (0.695:0.695:0.695))
    (IOPATH A1 X (0.361:0.361:0.361) (0.754:0.754:0.754))
    (IOPATH S X (0.464:0.464:0.464) (0.788:0.788:0.788))
    (IOPATH S X (0.326:0.326:0.326) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.305:0.305:0.305) (0.665:0.665:0.665))
    (IOPATH A1 X (0.349:0.349:0.349) (0.737:0.737:0.737))
    (IOPATH S X (0.440:0.440:0.440) (0.759:0.759:0.759))
    (IOPATH S X (0.303:0.303:0.303) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.353:0.353:0.353) (0.738:0.738:0.738))
    (IOPATH A1 X (0.427:0.427:0.427) (0.776:0.776:0.776))
    (IOPATH S X (0.467:0.467:0.467) (0.791:0.791:0.791))
    (IOPATH S X (0.329:0.329:0.329) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.366:0.366:0.366) (0.753:0.753:0.753))
    (IOPATH A1 X (0.421:0.421:0.421) (0.778:0.778:0.778))
    (IOPATH S X (0.473:0.473:0.473) (0.799:0.799:0.799))
    (IOPATH S X (0.336:0.336:0.336) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.322:0.322:0.322) (0.714:0.714:0.714))
    (IOPATH A1 X (0.400:0.400:0.400) (0.763:0.763:0.763))
    (IOPATH S X (0.473:0.473:0.473) (0.798:0.798:0.798))
    (IOPATH S X (0.335:0.335:0.335) (0.782:0.782:0.782))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.240:0.242:0.244) (0.658:0.658:0.658))
    (IOPATH A1 X (0.257:0.258:0.260) (0.688:0.688:0.688))
    (IOPATH S X (0.432:0.432:0.432) (0.760:0.760:0.760))
    (IOPATH S X (0.304:0.304:0.304) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.249:0.250:0.252) (0.661:0.661:0.661))
    (IOPATH A1 X (0.251:0.253:0.255) (0.680:0.680:0.681))
    (IOPATH S X (0.425:0.425:0.425) (0.751:0.751:0.751))
    (IOPATH S X (0.298:0.298:0.298) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.371:0.371:0.371) (0.749:0.749:0.749))
    (IOPATH A1 X (0.293:0.294:0.296) (0.728:0.728:0.728))
    (IOPATH S X (0.462:0.462:0.462) (0.797:0.797:0.797))
    (IOPATH S X (0.334:0.334:0.334) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.290:0.290) (0.675:0.675:0.675))
    (IOPATH S X (0.428:0.428:0.428) (0.756:0.756:0.756))
    (IOPATH S X (0.301:0.301:0.301) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.232:0.233:0.234) (0.648:0.649:0.649))
    (IOPATH A1 X (0.240:0.241:0.243) (0.672:0.672:0.673))
    (IOPATH S X (0.420:0.420:0.420) (0.744:0.744:0.744))
    (IOPATH S X (0.291:0.291:0.291) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.224:0.225:0.227) (0.639:0.639:0.639))
    (IOPATH A1 X (0.246:0.247:0.248) (0.672:0.672:0.672))
    (IOPATH S X (0.412:0.412:0.412) (0.733:0.733:0.733))
    (IOPATH S X (0.283:0.283:0.283) (0.712:0.712:0.712))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.231:0.232:0.233) (0.650:0.650:0.650))
    (IOPATH A1 X (0.240:0.241:0.242) (0.673:0.673:0.673))
    (IOPATH S X (0.407:0.407:0.407) (0.728:0.728:0.728))
    (IOPATH S X (0.277:0.277:0.277) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_8\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.161:0.162:0.164) (0.183:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.291:0.291) (0.649:0.649:0.649))
    (IOPATH A1 X (0.334:0.334:0.334) (0.719:0.719:0.719))
    (IOPATH S X (0.441:0.441:0.441) (0.767:0.767:0.767))
    (IOPATH S X (0.318:0.318:0.318) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.306:0.306:0.306) (0.673:0.673:0.673))
    (IOPATH A1 X (0.359:0.359:0.359) (0.749:0.749:0.749))
    (IOPATH S X (0.460:0.460:0.460) (0.793:0.793:0.793))
    (IOPATH S X (0.336:0.336:0.336) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.332:0.332:0.332) (0.718:0.718:0.718))
    (IOPATH A1 X (0.396:0.396:0.396) (0.754:0.754:0.754))
    (IOPATH S X (0.467:0.467:0.467) (0.802:0.802:0.802))
    (IOPATH S X (0.344:0.344:0.344) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.246:0.247:0.249) (0.664:0.664:0.664))
    (IOPATH A1 X (0.244:0.246:0.248) (0.680:0.681:0.681))
    (IOPATH S X (0.440:0.440:0.440) (0.756:0.756:0.756))
    (IOPATH S X (0.301:0.301:0.301) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.345:0.345:0.345) (0.750:0.750:0.750))
    (IOPATH A1 X (0.280:0.282:0.284) (0.718:0.718:0.718))
    (IOPATH S X (0.464:0.464:0.464) (0.785:0.785:0.785))
    (IOPATH S X (0.324:0.324:0.324) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.400:0.400:0.400) (0.750:0.750:0.750))
    (IOPATH A1 X (0.365:0.365:0.365) (0.768:0.768:0.768))
    (IOPATH S X (0.480:0.480:0.480) (0.804:0.804:0.804))
    (IOPATH S X (0.340:0.340:0.340) (0.791:0.791:0.791))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.337:0.337:0.337) (0.730:0.730:0.730))
    (IOPATH S X (0.480:0.480:0.480) (0.804:0.804:0.804))
    (IOPATH S X (0.340:0.340:0.340) (0.791:0.791:0.791))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.229:0.229:0.229) (0.627:0.627:0.627))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.414:0.414:0.414) (0.735:0.735:0.735))
    (IOPATH S X (0.286:0.286:0.286) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.245:0.246) (0.651:0.652:0.652))
    (IOPATH A1 X (0.250:0.251:0.253) (0.673:0.673:0.674))
    (IOPATH S X (0.414:0.414:0.414) (0.735:0.735:0.735))
    (IOPATH S X (0.285:0.285:0.285) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.270:0.271:0.272) (0.711:0.711:0.711))
    (IOPATH S X (0.443:0.443:0.443) (0.774:0.774:0.774))
    (IOPATH S X (0.313:0.313:0.313) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cbx_8__8_\.cbx_1__8_\.mux_top_ipin_9\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.185:0.187:0.188) (0.204:0.204:0.204))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.212:0.212:0.213) (0.195:0.195:0.195))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.458:0.458:0.458) (0.364:0.364:0.364))
    (IOPATH TE_B Z (0.312:0.312:0.312) (0.274:0.274:0.274))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.320:0.320:0.320) (0.629:0.629:0.629))
    (IOPATH B_N X (0.479:0.479:0.479) (0.693:0.693:0.693))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.389:0.389:0.389) (0.308:0.308:0.308))
    (IOPATH TE_B Z (0.350:0.350:0.350) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.303:0.303:0.303))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.207:0.207:0.207) (0.188:0.188:0.189))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.465:0.465:0.465) (0.364:0.364:0.364))
    (IOPATH TE_B Z (0.330:0.330:0.330) (0.281:0.281:0.281))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.313:0.313:0.313) (0.624:0.624:0.624))
    (IOPATH B_N X (0.468:0.468:0.468) (0.685:0.685:0.685))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.301:0.301:0.301) (0.263:0.263:0.263))
    (IOPATH TE_B Z (0.264:0.264:0.264) (0.268:0.268:0.268))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.212:0.212:0.212) (0.198:0.198:0.198))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.454:0.454:0.454) (0.360:0.360:0.360))
    (IOPATH TE_B Z (0.315:0.315:0.315) (0.275:0.275:0.275))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.344:0.344:0.344) (0.646:0.646:0.646))
    (IOPATH B_N X (0.491:0.491:0.491) (0.702:0.702:0.702))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.385:0.385:0.385) (0.311:0.311:0.311))
    (IOPATH TE_B Z (0.307:0.307:0.308) (0.294:0.294:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.221:0.221:0.222) (0.204:0.204:0.204))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.456:0.456:0.456) (0.365:0.365:0.365))
    (IOPATH TE_B Z (0.306:0.306:0.306) (0.273:0.273:0.273))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.388:0.388:0.388) (0.675:0.675:0.675))
    (IOPATH B_N X (0.484:0.484:0.484) (0.697:0.697:0.697))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.366:0.366:0.366) (0.299:0.299:0.299))
    (IOPATH TE_B Z (0.296:0.296:0.297) (0.287:0.287:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cbx_8__8_\.grid_io_top_top_1__9_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.829:0.829:0.829) (0.886:0.886:0.886))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (1.008:1.008:1.008) (1.151:1.151:1.151))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (posedge D) (posedge CLK) (-0.077:-0.077:-0.077))
    (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135))
    (SETUP (negedge D) (posedge CLK) (0.272:0.272:0.272))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.799:0.799:0.799) (0.901:0.901:0.901))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.889:0.889:0.889))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (posedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (HOLD (negedge D) (posedge CLK) (-0.150:-0.150:-0.150))
    (SETUP (posedge D) (posedge CLK) (0.196:0.196:0.196))
    (SETUP (negedge D) (posedge CLK) (0.345:0.345:0.345))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.735:0.735:0.735) (0.816:0.816:0.816))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.965:0.965:0.965) (1.115:1.115:1.115))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.072:-0.072:-0.072))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.816:0.816:0.816) (0.914:0.914:0.914))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.894:0.894:0.894))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (posedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (HOLD (negedge D) (posedge CLK) (-0.140:-0.140:-0.140))
    (SETUP (posedge D) (posedge CLK) (0.185:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.334:0.334:0.334))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.752:0.752:0.752) (0.831:0.831:0.831))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.178:-0.178:-0.178))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.750:0.750:0.750) (0.831:0.831:0.831))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.178:-0.178:-0.178))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.961:0.961:0.961) (1.113:1.113:1.113))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.079:-0.079:-0.079))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.817:0.817:0.817) (0.918:0.918:0.918))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.137:-0.137:-0.137))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.179:0.179:0.179))
    (SETUP (negedge D) (posedge CLK) (0.325:0.325:0.325))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.751:0.751:0.751) (0.831:0.831:0.831))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.736:0.736:0.736) (0.820:0.820:0.820))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.939:0.939:0.939) (1.099:1.099:1.099))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.829:0.829:0.829) (0.925:0.925:0.925))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.172:0.172:0.172))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.726:0.726:0.726) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.881:0.881:0.881))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.185:-0.185:-0.185))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.172:0.172:0.172))
    (SETUP (negedge D) (posedge CLK) (0.320:0.320:0.320))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_left_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.700:0.700:0.700) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.174:-0.174:-0.174))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.915:0.915:0.915) (1.078:1.078:1.078))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.081:-0.081:-0.081))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.812:0.812:0.812) (0.912:0.912:0.912))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.129:-0.129:-0.129))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.759:0.759:0.759) (0.838:0.838:0.838))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.193:-0.193:-0.193))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_0\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.746:0.746:0.746) (0.828:0.828:0.828))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.193:-0.193:-0.193))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.811:0.811:0.811) (0.876:0.876:0.876))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.193:-0.193:-0.193))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.804:0.804:0.804) (0.905:0.905:0.905))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.882:0.882:0.882))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.126:-0.126:-0.126))
    (HOLD (posedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.192:0.192:0.192))
    (SETUP (negedge D) (posedge CLK) (0.335:0.335:0.335))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.766:0.766:0.766) (0.844:0.844:0.844))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_1\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.745:0.745:0.745) (0.827:0.827:0.827))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.180:-0.180:-0.180))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.928:0.928:0.928) (1.089:1.089:1.089))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.889:0.889:0.889))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.837:0.837:0.837) (0.933:0.933:0.933))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.137:-0.137:-0.137))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.773:0.773:0.773) (0.851:0.851:0.851))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_10\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.729:0.729:0.729) (0.812:0.812:0.812))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.186:-0.186:-0.186))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.816:0.816:0.816) (0.917:0.917:0.917))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.828:0.828:0.828) (0.925:0.925:0.925))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.765:0.765:0.765) (0.843:0.843:0.843))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_11\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.715:0.715:0.715) (0.801:0.801:0.801))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.928:0.928:0.928) (1.089:1.089:1.089))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.820:0.820:0.820) (0.919:0.919:0.919))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.758:0.758:0.758) (0.836:0.836:0.836))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.186:-0.186:-0.186))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_12\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.716:0.716:0.716) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.192:-0.192:-0.192))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.839:0.839:0.839) (0.897:0.897:0.897))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.192:-0.192:-0.192))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.813:0.813:0.813) (0.913:0.913:0.913))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (HOLD (negedge D) (posedge CLK) (-0.146:-0.146:-0.146))
    (SETUP (posedge D) (posedge CLK) (0.199:0.199:0.199))
    (SETUP (negedge D) (posedge CLK) (0.341:0.341:0.341))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.740:0.740:0.740) (0.821:0.821:0.821))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.192:-0.192:-0.192))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_13\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.811:0.811:0.811))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.192:-0.192:-0.192))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.922:0.922:0.922) (1.082:1.082:1.082))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.884:0.884:0.884))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.811:0.811:0.811) (0.912:0.912:0.912))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.886:0.886:0.886))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.135:-0.135:-0.135))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.746:0.746:0.746) (0.826:0.826:0.826))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.886:0.886:0.886))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_14\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.720:0.720:0.720) (0.805:0.805:0.805))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.886:0.886:0.886))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.841:0.841:0.841) (0.935:0.935:0.935))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.886:0.886:0.886))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.135:-0.135:-0.135))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.828:0.828:0.828) (0.922:0.922:0.922))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.879:0.879:0.879))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.126:-0.126:-0.126))
    (HOLD (posedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.182:0.182:0.182))
    (SETUP (negedge D) (posedge CLK) (0.324:0.324:0.324))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.778:0.778:0.778) (0.852:0.852:0.852))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.180:-0.180:-0.180))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.172:0.172:0.172))
    (SETUP (negedge D) (posedge CLK) (0.318:0.318:0.318))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_15\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.776:0.776:0.776) (0.852:0.852:0.852))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.174:-0.174:-0.174))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.957:0.957:0.957) (1.109:1.109:1.109))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.884:0.884:0.884))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.801:0.801:0.801) (0.902:0.902:0.902))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.889:0.889:0.889))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.140:-0.140:-0.140))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.334:0.334:0.334))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.740:0.740:0.740) (0.820:0.820:0.820))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_2\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.702:0.702:0.702) (0.790:0.790:0.790))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.807:0.807:0.807) (0.908:0.908:0.908))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.814:0.814:0.814) (0.912:0.912:0.912))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.116:-0.116:-0.116))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.750:0.750:0.750) (0.830:0.830:0.830))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.182:-0.182:-0.182))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_3\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.775:0.775:0.775) (0.852:0.852:0.852))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.182:-0.182:-0.182))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.976:0.976:0.976) (1.123:1.123:1.123))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.076:-0.076:-0.076))
    (HOLD (posedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (HOLD (negedge D) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge D) (posedge CLK) (0.179:0.179:0.179))
    (SETUP (negedge D) (posedge CLK) (0.323:0.323:0.323))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.819:0.819:0.819) (0.920:0.920:0.920))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.137:-0.137:-0.137))
    (HOLD (posedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (HOLD (negedge D) (posedge CLK) (-0.137:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.185:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.331:0.331:0.331))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.748:0.748:0.748) (0.829:0.829:0.829))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_4\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.770:0.770:0.770) (0.850:0.850:0.850))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.892:0.892:0.892))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.835:0.835:0.835) (0.930:0.930:0.930))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.811:0.811:0.811) (0.910:0.910:0.910))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.881:0.881:0.881))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.129:-0.129:-0.129))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.179:0.179:0.179))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.737:0.737:0.737) (0.818:0.818:0.818))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.182:-0.182:-0.182))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_5\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.710:0.710:0.710) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.969:0.969:0.969) (1.120:1.120:1.120))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.156:0.156:0.156))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.828:0.828:0.828) (0.924:0.924:0.924))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.182:0.182:0.182))
    (SETUP (negedge D) (posedge CLK) (0.329:0.329:0.329))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.761:0.761:0.761) (0.840:0.840:0.840))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.193:-0.193:-0.193))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_6\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.731:0.731:0.731) (0.813:0.813:0.813))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.186:-0.186:-0.186))
    (HOLD (posedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge D) (posedge CLK) (0.169:0.169:0.169))
    (SETUP (negedge D) (posedge CLK) (0.317:0.317:0.317))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.819:0.819:0.819) (0.918:0.918:0.918))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.820:0.820:0.820) (0.918:0.918:0.918))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.746:0.746:0.746) (0.825:0.825:0.825))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.186:-0.186:-0.186))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.169:0.169:0.169))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_7\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.811:0.811:0.811))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.186:-0.186:-0.186))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.317:0.317:0.317))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_4")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.966:0.966:0.966) (1.118:1.118:1.118))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.889:0.889:0.889))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.827:0.827:0.827) (0.923:0.923:0.923))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.885:0.885:0.885))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134))
    (HOLD (posedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.182:0.182:0.182))
    (SETUP (negedge D) (posedge CLK) (0.329:0.329:0.329))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.734:0.734:0.734) (0.815:0.815:0.815))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_8\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.826:0.826:0.826) (0.924:0.924:0.924))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.885:0.885:0.885))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_2")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.817:0.817:0.817) (0.913:0.913:0.913))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.880:0.880:0.880))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.123:-0.123:-0.123))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.178:0.178:0.178))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.745:0.745:0.745) (0.825:0.825:0.825))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.193:-0.193:-0.193))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.169:0.169:0.169))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mem_right_ipin_9\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.745:0.745:0.745) (0.827:0.827:0.827))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.888:0.888:0.888))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.193:-0.193:-0.193))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.303:0.303) (0.663:0.663:0.663))
    (IOPATH A1 X (0.330:0.330:0.330) (0.718:0.718:0.718))
    (IOPATH S X (0.464:0.464:0.464) (0.783:0.783:0.783))
    (IOPATH S X (0.332:0.332:0.332) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.320:0.320:0.320) (0.675:0.675:0.675))
    (IOPATH A1 X (0.344:0.344:0.344) (0.733:0.733:0.733))
    (IOPATH S X (0.467:0.467:0.467) (0.788:0.788:0.788))
    (IOPATH S X (0.336:0.336:0.336) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.289:0.289) (0.665:0.665:0.665))
    (IOPATH A1 X (0.390:0.390:0.390) (0.744:0.744:0.744))
    (IOPATH S X (0.473:0.473:0.473) (0.796:0.796:0.796))
    (IOPATH S X (0.341:0.341:0.341) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.333:0.333:0.333) (0.718:0.718:0.718))
    (IOPATH A1 X (0.385:0.385:0.385) (0.747:0.747:0.747))
    (IOPATH S X (0.481:0.481:0.481) (0.807:0.807:0.807))
    (IOPATH S X (0.350:0.350:0.350) (0.785:0.785:0.785))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.397:0.397:0.397) (0.773:0.773:0.773))
    (IOPATH A1 X (0.410:0.410:0.410) (0.773:0.773:0.773))
    (IOPATH S X (0.506:0.506:0.506) (0.834:0.834:0.834))
    (IOPATH S X (0.374:0.374:0.374) (0.812:0.812:0.812))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.255:0.257:0.259) (0.677:0.678:0.678))
    (IOPATH A1 X (0.260:0.262:0.263) (0.698:0.698:0.699))
    (IOPATH S X (0.442:0.442:0.442) (0.774:0.774:0.774))
    (IOPATH S X (0.313:0.313:0.313) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.250:0.252) (0.665:0.666:0.666))
    (IOPATH A1 X (0.250:0.252:0.254) (0.684:0.684:0.685))
    (IOPATH S X (0.429:0.429:0.429) (0.757:0.757:0.757))
    (IOPATH S X (0.301:0.301:0.301) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.417:0.417:0.417) (0.756:0.756:0.756))
    (IOPATH A1 X (0.297:0.298:0.300) (0.730:0.730:0.730))
    (IOPATH S X (0.458:0.458:0.458) (0.791:0.791:0.791))
    (IOPATH S X (0.329:0.329:0.329) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.303:0.303:0.303) (0.688:0.688:0.688))
    (IOPATH S X (0.433:0.433:0.433) (0.762:0.762:0.762))
    (IOPATH S X (0.305:0.305:0.305) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.270:0.271) (0.692:0.692:0.692))
    (IOPATH A1 X (0.280:0.281:0.282) (0.719:0.719:0.719))
    (IOPATH S X (0.454:0.454:0.454) (0.787:0.787:0.787))
    (IOPATH S X (0.325:0.325:0.325) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.265:0.266:0.267) (0.688:0.688:0.688))
    (IOPATH A1 X (0.283:0.284:0.286) (0.718:0.718:0.718))
    (IOPATH S X (0.449:0.449:0.449) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.308:0.309:0.311) (0.732:0.732:0.732))
    (IOPATH A1 X (0.317:0.318:0.319) (0.755:0.755:0.756))
    (IOPATH S X (0.478:0.478:0.478) (0.813:0.813:0.813))
    (IOPATH S X (0.348:0.348:0.348) (0.794:0.794:0.794))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_0\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.255:0.255:0.256) (0.251:0.251:0.252))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.313:0.313) (0.669:0.669:0.669))
    (IOPATH A1 X (0.335:0.335:0.335) (0.724:0.724:0.724))
    (IOPATH S X (0.453:0.453:0.453) (0.774:0.774:0.774))
    (IOPATH S X (0.320:0.320:0.320) (0.753:0.753:0.753))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.299:0.299:0.299) (0.653:0.653:0.653))
    (IOPATH A1 X (0.328:0.328:0.328) (0.714:0.714:0.714))
    (IOPATH S X (0.443:0.443:0.443) (0.760:0.760:0.760))
    (IOPATH S X (0.310:0.310:0.310) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.706:0.706:0.706))
    (IOPATH A1 X (0.340:0.340:0.340) (0.741:0.741:0.741))
    (IOPATH S X (0.465:0.465:0.465) (0.790:0.790:0.790))
    (IOPATH S X (0.332:0.332:0.332) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.302:0.302:0.302) (0.679:0.679:0.679))
    (IOPATH A1 X (0.344:0.344:0.344) (0.738:0.738:0.738))
    (IOPATH S X (0.440:0.440:0.440) (0.756:0.756:0.756))
    (IOPATH S X (0.307:0.307:0.307) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.316:0.316:0.316) (0.684:0.684:0.684))
    (IOPATH A1 X (0.347:0.347:0.347) (0.741:0.741:0.741))
    (IOPATH S X (0.442:0.442:0.442) (0.758:0.758:0.758))
    (IOPATH S X (0.309:0.309:0.309) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.246:0.248) (0.666:0.666:0.666))
    (IOPATH A1 X (0.255:0.256:0.258) (0.691:0.691:0.691))
    (IOPATH S X (0.441:0.441:0.441) (0.773:0.773:0.773))
    (IOPATH S X (0.314:0.314:0.314) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.223:0.225:0.227) (0.641:0.641:0.641))
    (IOPATH A1 X (0.239:0.241:0.242) (0.670:0.670:0.671))
    (IOPATH S X (0.422:0.422:0.422) (0.748:0.748:0.748))
    (IOPATH S X (0.295:0.295:0.295) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.344:0.344:0.344) (0.730:0.730:0.730))
    (IOPATH A1 X (0.267:0.269:0.271) (0.707:0.707:0.707))
    (IOPATH S X (0.456:0.456:0.456) (0.791:0.791:0.791))
    (IOPATH S X (0.329:0.329:0.329) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.277:0.277:0.277) (0.687:0.687:0.687))
    (IOPATH S X (0.437:0.437:0.437) (0.768:0.768:0.768))
    (IOPATH S X (0.310:0.310:0.310) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.263:0.265:0.266) (0.688:0.688:0.688))
    (IOPATH A1 X (0.277:0.278:0.279) (0.716:0.716:0.716))
    (IOPATH S X (0.459:0.459:0.459) (0.792:0.792:0.792))
    (IOPATH S X (0.330:0.330:0.330) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.263:0.264:0.265) (0.686:0.686:0.686))
    (IOPATH A1 X (0.278:0.279:0.280) (0.714:0.714:0.715))
    (IOPATH S X (0.453:0.453:0.453) (0.785:0.785:0.785))
    (IOPATH S X (0.323:0.323:0.323) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.371:0.373:0.374) (0.797:0.797:0.798))
    (IOPATH A1 X (0.380:0.382:0.383) (0.821:0.821:0.821))
    (IOPATH S X (0.552:0.552:0.552) (0.890:0.890:0.890))
    (IOPATH S X (0.421:0.421:0.421) (0.868:0.868:0.868))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_1\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.315:0.315:0.316) (0.293:0.293:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.325:0.325:0.325) (0.684:0.684:0.684))
    (IOPATH A1 X (0.377:0.377:0.377) (0.737:0.737:0.737))
    (IOPATH S X (0.463:0.463:0.463) (0.789:0.789:0.789))
    (IOPATH S X (0.330:0.330:0.330) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.309:0.309:0.309) (0.657:0.657:0.657))
    (IOPATH A1 X (0.368:0.368:0.368) (0.717:0.717:0.717))
    (IOPATH S X (0.439:0.439:0.439) (0.755:0.755:0.755))
    (IOPATH S X (0.306:0.306:0.306) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.300:0.300:0.300) (0.668:0.668:0.668))
    (IOPATH A1 X (0.338:0.338:0.338) (0.736:0.736:0.736))
    (IOPATH S X (0.459:0.459:0.459) (0.782:0.782:0.782))
    (IOPATH S X (0.326:0.326:0.326) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.329:0.329:0.329) (0.712:0.712:0.712))
    (IOPATH A1 X (0.335:0.335:0.335) (0.734:0.734:0.734))
    (IOPATH S X (0.459:0.459:0.459) (0.783:0.783:0.783))
    (IOPATH S X (0.326:0.326:0.326) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.374:0.374:0.374) (0.708:0.708:0.708))
    (IOPATH A1 X (0.328:0.328:0.328) (0.724:0.724:0.724))
    (IOPATH S X (0.449:0.449:0.449) (0.769:0.769:0.769))
    (IOPATH S X (0.316:0.316:0.316) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.235:0.238:0.241) (0.655:0.655:0.655))
    (IOPATH A1 X (0.250:0.252:0.254) (0.684:0.684:0.684))
    (IOPATH S X (0.429:0.429:0.429) (0.756:0.756:0.756))
    (IOPATH S X (0.301:0.301:0.301) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.234:0.235:0.237) (0.650:0.650:0.650))
    (IOPATH A1 X (0.240:0.241:0.243) (0.671:0.672:0.672))
    (IOPATH S X (0.421:0.421:0.421) (0.745:0.745:0.745))
    (IOPATH S X (0.293:0.293:0.293) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.307:0.307:0.307) (0.687:0.687:0.687))
    (IOPATH A1 X (0.238:0.240:0.242) (0.669:0.670:0.670))
    (IOPATH S X (0.422:0.422:0.422) (0.747:0.747:0.747))
    (IOPATH S X (0.294:0.294:0.294) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.324:0.324:0.324) (0.717:0.717:0.717))
    (IOPATH S X (0.416:0.416:0.416) (0.739:0.739:0.739))
    (IOPATH S X (0.288:0.288:0.288) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.270:0.271) (0.693:0.693:0.694))
    (IOPATH A1 X (0.278:0.279:0.281) (0.718:0.718:0.718))
    (IOPATH S X (0.459:0.459:0.459) (0.792:0.792:0.792))
    (IOPATH S X (0.330:0.330:0.330) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.274:0.276:0.278) (0.700:0.700:0.700))
    (IOPATH A1 X (0.283:0.284:0.285) (0.724:0.724:0.724))
    (IOPATH S X (0.466:0.466:0.466) (0.800:0.800:0.800))
    (IOPATH S X (0.337:0.337:0.337) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.429:0.430:0.431) (0.842:0.842:0.842))
    (IOPATH A1 X (0.431:0.432:0.433) (0.861:0.862:0.862))
    (IOPATH S X (0.590:0.590:0.590) (0.918:0.918:0.918))
    (IOPATH S X (0.459:0.459:0.459) (0.899:0.899:0.899))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_2\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.420:0.421:0.421) (0.361:0.361:0.362))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.310:0.310:0.310) (0.672:0.672:0.672))
    (IOPATH A1 X (0.337:0.337:0.337) (0.728:0.728:0.728))
    (IOPATH S X (0.449:0.449:0.449) (0.770:0.770:0.770))
    (IOPATH S X (0.312:0.312:0.312) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.330:0.330:0.330) (0.689:0.689:0.689))
    (IOPATH A1 X (0.355:0.355:0.355) (0.747:0.747:0.747))
    (IOPATH S X (0.455:0.455:0.455) (0.779:0.779:0.779))
    (IOPATH S X (0.319:0.319:0.319) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.296:0.296:0.296) (0.676:0.676:0.676))
    (IOPATH A1 X (0.385:0.385:0.385) (0.741:0.741:0.741))
    (IOPATH S X (0.436:0.436:0.436) (0.752:0.752:0.752))
    (IOPATH S X (0.300:0.300:0.300) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.310:0.310:0.310) (0.688:0.688:0.688))
    (IOPATH A1 X (0.358:0.358:0.358) (0.753:0.753:0.753))
    (IOPATH S X (0.431:0.431:0.431) (0.747:0.747:0.747))
    (IOPATH S X (0.295:0.295:0.295) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.343:0.343:0.343) (0.713:0.713:0.713))
    (IOPATH A1 X (0.352:0.352:0.352) (0.749:0.749:0.749))
    (IOPATH S X (0.442:0.442:0.442) (0.760:0.760:0.760))
    (IOPATH S X (0.305:0.305:0.305) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.254:0.256) (0.672:0.672:0.672))
    (IOPATH A1 X (0.256:0.257:0.259) (0.691:0.691:0.691))
    (IOPATH S X (0.442:0.442:0.442) (0.774:0.774:0.774))
    (IOPATH S X (0.316:0.316:0.316) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.234:0.236:0.239) (0.654:0.655:0.655))
    (IOPATH A1 X (0.242:0.244:0.247) (0.676:0.677:0.677))
    (IOPATH S X (0.434:0.434:0.434) (0.764:0.764:0.764))
    (IOPATH S X (0.308:0.308:0.308) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.384:0.384:0.384) (0.744:0.744:0.744))
    (IOPATH A1 X (0.292:0.294:0.296) (0.733:0.733:0.734))
    (IOPATH S X (0.481:0.481:0.481) (0.819:0.819:0.819))
    (IOPATH S X (0.354:0.354:0.354) (0.792:0.792:0.792))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.317:0.317:0.317) (0.700:0.700:0.700))
    (IOPATH S X (0.443:0.443:0.443) (0.776:0.776:0.776))
    (IOPATH S X (0.316:0.316:0.316) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.260:0.261) (0.681:0.681:0.681))
    (IOPATH A1 X (0.268:0.269:0.270) (0.706:0.706:0.706))
    (IOPATH S X (0.444:0.444:0.444) (0.776:0.776:0.776))
    (IOPATH S X (0.315:0.315:0.315) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.274:0.276:0.277) (0.698:0.698:0.699))
    (IOPATH A1 X (0.299:0.301:0.302) (0.733:0.733:0.733))
    (IOPATH S X (0.456:0.456:0.456) (0.790:0.790:0.790))
    (IOPATH S X (0.327:0.327:0.327) (0.768:0.768:0.768))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.367:0.368:0.369) (0.793:0.793:0.793))
    (IOPATH A1 X (0.366:0.367:0.369) (0.811:0.811:0.811))
    (IOPATH S X (0.522:0.522:0.522) (0.860:0.860:0.860))
    (IOPATH S X (0.391:0.391:0.391) (0.844:0.844:0.844))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_left_ipin_3\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.317:0.317:0.318) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.305:0.305:0.305) (0.659:0.659:0.659))
    (IOPATH A1 X (0.327:0.327:0.327) (0.714:0.714:0.714))
    (IOPATH S X (0.431:0.431:0.431) (0.745:0.745:0.745))
    (IOPATH S X (0.293:0.293:0.293) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.303:0.303) (0.659:0.659:0.659))
    (IOPATH A1 X (0.333:0.333:0.333) (0.719:0.719:0.719))
    (IOPATH S X (0.432:0.432:0.432) (0.746:0.746:0.746))
    (IOPATH S X (0.293:0.293:0.293) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.300:0.300:0.300) (0.676:0.676:0.676))
    (IOPATH A1 X (0.327:0.327:0.327) (0.720:0.720:0.720))
    (IOPATH S X (0.425:0.425:0.425) (0.737:0.737:0.737))
    (IOPATH S X (0.287:0.287:0.287) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.295:0.295:0.295) (0.672:0.672:0.672))
    (IOPATH A1 X (0.336:0.336:0.336) (0.731:0.731:0.731))
    (IOPATH S X (0.424:0.424:0.424) (0.736:0.736:0.736))
    (IOPATH S X (0.286:0.286:0.286) (0.721:0.721:0.721))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.307:0.307:0.307) (0.697:0.697:0.697))
    (IOPATH A1 X (0.391:0.391:0.391) (0.750:0.750:0.750))
    (IOPATH S X (0.454:0.454:0.454) (0.776:0.776:0.776))
    (IOPATH S X (0.316:0.316:0.316) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.232:0.234) (0.646:0.647:0.647))
    (IOPATH A1 X (0.236:0.238:0.240) (0.669:0.670:0.670))
    (IOPATH S X (0.425:0.425:0.425) (0.751:0.751:0.751))
    (IOPATH S X (0.298:0.298:0.298) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.220:0.222:0.224) (0.637:0.637:0.637))
    (IOPATH A1 X (0.227:0.229:0.231) (0.659:0.659:0.659))
    (IOPATH S X (0.418:0.418:0.418) (0.742:0.742:0.742))
    (IOPATH S X (0.291:0.291:0.291) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.348:0.348:0.348) (0.726:0.726:0.726))
    (IOPATH A1 X (0.242:0.244:0.246) (0.671:0.672:0.672))
    (IOPATH S X (0.421:0.421:0.421) (0.746:0.746:0.746))
    (IOPATH S X (0.294:0.294:0.294) (0.721:0.721:0.721))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.287:0.287:0.287) (0.687:0.687:0.687))
    (IOPATH S X (0.424:0.424:0.424) (0.749:0.749:0.749))
    (IOPATH S X (0.296:0.296:0.296) (0.725:0.725:0.725))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.231:0.232) (0.649:0.649:0.649))
    (IOPATH A1 X (0.238:0.240:0.241) (0.671:0.671:0.672))
    (IOPATH S X (0.429:0.429:0.429) (0.755:0.755:0.755))
    (IOPATH S X (0.301:0.301:0.301) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.242:0.243) (0.661:0.661:0.661))
    (IOPATH A1 X (0.246:0.248:0.250) (0.683:0.684:0.684))
    (IOPATH S X (0.437:0.437:0.437) (0.766:0.766:0.766))
    (IOPATH S X (0.309:0.309:0.309) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.317:0.318:0.319) (0.744:0.745:0.745))
    (IOPATH A1 X (0.320:0.321:0.322) (0.763:0.764:0.764))
    (IOPATH S X (0.503:0.503:0.503) (0.840:0.840:0.840))
    (IOPATH S X (0.373:0.373:0.373) (0.819:0.819:0.819))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_0\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.295:0.296:0.297) (0.278:0.279:0.279))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.304:0.304:0.304) (0.657:0.657:0.657))
    (IOPATH A1 X (0.355:0.355:0.355) (0.710:0.710:0.710))
    (IOPATH S X (0.446:0.446:0.446) (0.770:0.770:0.770))
    (IOPATH S X (0.321:0.321:0.321) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.673:0.673:0.673))
    (IOPATH A1 X (0.381:0.381:0.381) (0.732:0.732:0.732))
    (IOPATH S X (0.452:0.452:0.452) (0.778:0.778:0.778))
    (IOPATH S X (0.327:0.327:0.327) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.328:0.328:0.328) (0.715:0.715:0.715))
    (IOPATH A1 X (0.369:0.369:0.369) (0.744:0.744:0.744))
    (IOPATH S X (0.474:0.474:0.474) (0.807:0.807:0.807))
    (IOPATH S X (0.349:0.349:0.349) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.229:0.232:0.234) (0.645:0.645:0.645))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.421:0.421:0.421) (0.745:0.745:0.745))
    (IOPATH S X (0.293:0.293:0.293) (0.721:0.721:0.721))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.325:0.325:0.325) (0.705:0.705:0.705))
    (IOPATH A1 X (0.252:0.254:0.255) (0.684:0.684:0.684))
    (IOPATH S X (0.427:0.427:0.427) (0.754:0.754:0.754))
    (IOPATH S X (0.299:0.299:0.299) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.384:0.384:0.384) (0.734:0.734:0.734))
    (IOPATH A1 X (0.398:0.398:0.398) (0.751:0.751:0.751))
    (IOPATH S X (0.441:0.441:0.441) (0.772:0.772:0.772))
    (IOPATH S X (0.313:0.313:0.313) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.309:0.309:0.309) (0.680:0.680:0.680))
    (IOPATH S X (0.416:0.416:0.416) (0.739:0.739:0.739))
    (IOPATH S X (0.288:0.288:0.288) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.272:0.273:0.274) (0.712:0.712:0.712))
    (IOPATH S X (0.461:0.461:0.461) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.272:0.274:0.275) (0.698:0.698:0.698))
    (IOPATH A1 X (0.280:0.280:0.280) (0.708:0.708:0.708))
    (IOPATH S X (0.469:0.469:0.469) (0.805:0.805:0.805))
    (IOPATH S X (0.341:0.341:0.341) (0.781:0.781:0.781))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.320:0.321:0.322) (0.741:0.741:0.741))
    (IOPATH A1 X (0.322:0.323:0.324) (0.760:0.760:0.760))
    (IOPATH S X (0.488:0.488:0.488) (0.823:0.823:0.823))
    (IOPATH S X (0.358:0.358:0.358) (0.803:0.803:0.803))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_1\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.282:0.282:0.282) (0.259:0.259:0.259))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.301:0.301:0.301) (0.655:0.655:0.655))
    (IOPATH A1 X (0.353:0.353:0.353) (0.707:0.707:0.707))
    (IOPATH S X (0.430:0.430:0.430) (0.744:0.744:0.744))
    (IOPATH S X (0.293:0.293:0.293) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.309:0.309:0.309) (0.657:0.657:0.657))
    (IOPATH A1 X (0.368:0.368:0.368) (0.716:0.716:0.716))
    (IOPATH S X (0.427:0.427:0.427) (0.740:0.740:0.740))
    (IOPATH S X (0.289:0.289:0.289) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.295:0.295:0.295) (0.661:0.661:0.661))
    (IOPATH A1 X (0.332:0.332:0.332) (0.729:0.729:0.729))
    (IOPATH S X (0.442:0.442:0.442) (0.760:0.760:0.760))
    (IOPATH S X (0.304:0.304:0.304) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.335:0.335:0.335) (0.720:0.720:0.720))
    (IOPATH A1 X (0.341:0.341:0.341) (0.742:0.742:0.742))
    (IOPATH S X (0.452:0.452:0.452) (0.775:0.775:0.775))
    (IOPATH S X (0.315:0.315:0.315) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.382:0.382:0.382) (0.718:0.718:0.718))
    (IOPATH A1 X (0.336:0.336:0.336) (0.734:0.734:0.734))
    (IOPATH S X (0.444:0.444:0.444) (0.763:0.763:0.763))
    (IOPATH S X (0.307:0.307:0.307) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.237:0.240:0.242) (0.657:0.657:0.657))
    (IOPATH A1 X (0.244:0.246:0.248) (0.680:0.680:0.681))
    (IOPATH S X (0.438:0.438:0.438) (0.769:0.769:0.769))
    (IOPATH S X (0.312:0.312:0.312) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.228:0.229:0.231) (0.641:0.641:0.642))
    (IOPATH A1 X (0.229:0.231:0.232) (0.659:0.659:0.659))
    (IOPATH S X (0.420:0.420:0.420) (0.745:0.745:0.745))
    (IOPATH S X (0.295:0.295:0.295) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.315:0.315) (0.697:0.697:0.697))
    (IOPATH A1 X (0.248:0.250:0.253) (0.682:0.682:0.683))
    (IOPATH S X (0.437:0.437:0.437) (0.768:0.768:0.768))
    (IOPATH S X (0.311:0.311:0.311) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.336:0.336:0.336) (0.733:0.733:0.733))
    (IOPATH S X (0.435:0.435:0.435) (0.765:0.765:0.765))
    (IOPATH S X (0.309:0.309:0.309) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.279:0.281) (0.704:0.704:0.704))
    (IOPATH A1 X (0.290:0.292:0.293) (0.731:0.731:0.731))
    (IOPATH S X (0.477:0.477:0.477) (0.815:0.815:0.815))
    (IOPATH S X (0.350:0.350:0.350) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.287:0.288:0.290) (0.712:0.712:0.712))
    (IOPATH A1 X (0.293:0.295:0.296) (0.735:0.735:0.735))
    (IOPATH S X (0.480:0.480:0.480) (0.819:0.819:0.819))
    (IOPATH S X (0.354:0.354:0.354) (0.793:0.793:0.793))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.405:0.406:0.407) (0.821:0.822:0.822))
    (IOPATH A1 X (0.409:0.410:0.411) (0.842:0.842:0.843))
    (IOPATH S X (0.565:0.565:0.565) (0.899:0.899:0.899))
    (IOPATH S X (0.435:0.435:0.435) (0.879:0.879:0.879))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_10\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.340:0.341:0.341) (0.311:0.311:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.305:0.305:0.305) (0.665:0.665:0.665))
    (IOPATH A1 X (0.331:0.331:0.331) (0.720:0.720:0.720))
    (IOPATH S X (0.432:0.432:0.432) (0.759:0.759:0.759))
    (IOPATH S X (0.304:0.304:0.304) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.322:0.322:0.322) (0.679:0.679:0.679))
    (IOPATH A1 X (0.347:0.347:0.347) (0.737:0.737:0.737))
    (IOPATH S X (0.436:0.436:0.436) (0.766:0.766:0.766))
    (IOPATH S X (0.308:0.308:0.308) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.271:0.271:0.271) (0.641:0.641:0.641))
    (IOPATH A1 X (0.370:0.370:0.370) (0.721:0.721:0.721))
    (IOPATH S X (0.422:0.422:0.422) (0.746:0.746:0.746))
    (IOPATH S X (0.294:0.294:0.294) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.226:0.227:0.229) (0.639:0.639:0.639))
    (IOPATH A1 X (0.230:0.231:0.233) (0.661:0.661:0.661))
    (IOPATH S X (0.420:0.420:0.420) (0.744:0.744:0.744))
    (IOPATH S X (0.294:0.294:0.294) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.384:0.384:0.384) (0.771:0.771:0.771))
    (IOPATH A1 X (0.260:0.262:0.265) (0.699:0.700:0.700))
    (IOPATH S X (0.452:0.452:0.452) (0.787:0.787:0.787))
    (IOPATH S X (0.325:0.325:0.325) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.383:0.383:0.383) (0.771:0.771:0.771))
    (IOPATH A1 X (0.363:0.363:0.363) (0.766:0.766:0.766))
    (IOPATH S X (0.468:0.468:0.468) (0.805:0.805:0.805))
    (IOPATH S X (0.341:0.341:0.341) (0.778:0.778:0.778))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.368:0.368:0.368) (0.759:0.759:0.759))
    (IOPATH S X (0.451:0.451:0.451) (0.786:0.786:0.786))
    (IOPATH S X (0.325:0.325:0.325) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.245:0.247:0.249) (0.662:0.662:0.662))
    (IOPATH A1 X (0.238:0.239:0.241) (0.674:0.674:0.674))
    (IOPATH S X (0.433:0.433:0.433) (0.761:0.761:0.761))
    (IOPATH S X (0.306:0.306:0.306) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.275:0.276:0.278) (0.697:0.697:0.698))
    (IOPATH A1 X (0.289:0.291:0.292) (0.724:0.724:0.725))
    (IOPATH S X (0.461:0.461:0.461) (0.797:0.797:0.797))
    (IOPATH S X (0.334:0.334:0.334) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.307:0.308:0.309) (0.729:0.729:0.729))
    (IOPATH A1 X (0.300:0.301:0.302) (0.743:0.743:0.743))
    (IOPATH S X (0.469:0.469:0.469) (0.802:0.802:0.802))
    (IOPATH S X (0.338:0.338:0.338) (0.785:0.785:0.785))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_11\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.229:0.230:0.231) (0.234:0.235:0.235))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.312:0.312:0.312) (0.667:0.667:0.667))
    (IOPATH A1 X (0.334:0.334:0.334) (0.723:0.723:0.723))
    (IOPATH S X (0.440:0.440:0.440) (0.757:0.757:0.757))
    (IOPATH S X (0.302:0.302:0.302) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.299:0.299:0.299) (0.653:0.653:0.653))
    (IOPATH A1 X (0.328:0.328:0.328) (0.714:0.714:0.714))
    (IOPATH S X (0.430:0.430:0.430) (0.744:0.744:0.744))
    (IOPATH S X (0.292:0.292:0.292) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.326:0.326:0.326) (0.709:0.709:0.709))
    (IOPATH A1 X (0.353:0.353:0.353) (0.752:0.752:0.752))
    (IOPATH S X (0.451:0.451:0.451) (0.772:0.772:0.772))
    (IOPATH S X (0.314:0.314:0.314) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.311:0.311:0.311) (0.693:0.693:0.693))
    (IOPATH A1 X (0.352:0.352:0.352) (0.751:0.751:0.751))
    (IOPATH S X (0.441:0.441:0.441) (0.759:0.759:0.759))
    (IOPATH S X (0.303:0.303:0.303) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.301:0.301:0.301) (0.689:0.689:0.689))
    (IOPATH A1 X (0.385:0.385:0.385) (0.742:0.742:0.742))
    (IOPATH S X (0.451:0.451:0.451) (0.772:0.772:0.772))
    (IOPATH S X (0.313:0.313:0.313) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.222:0.224:0.226) (0.638:0.638:0.638))
    (IOPATH A1 X (0.232:0.234:0.236) (0.663:0.663:0.663))
    (IOPATH S X (0.420:0.420:0.420) (0.744:0.744:0.744))
    (IOPATH S X (0.293:0.293:0.293) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.256:0.256:0.256) (0.680:0.680:0.680))
    (IOPATH S X (0.443:0.443:0.443) (0.775:0.775:0.775))
    (IOPATH S X (0.315:0.315:0.315) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.359:0.359:0.359) (0.740:0.740:0.740))
    (IOPATH A1 X (0.250:0.252:0.254) (0.683:0.683:0.683))
    (IOPATH S X (0.432:0.432:0.432) (0.760:0.760:0.760))
    (IOPATH S X (0.305:0.305:0.305) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.290:0.290) (0.691:0.691:0.691))
    (IOPATH S X (0.427:0.427:0.427) (0.754:0.754:0.754))
    (IOPATH S X (0.300:0.300:0.300) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.236:0.237:0.239) (0.652:0.652:0.652))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.427:0.427:0.427) (0.754:0.754:0.754))
    (IOPATH S X (0.301:0.301:0.301) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.251:0.252:0.254) (0.674:0.674:0.674))
    (IOPATH A1 X (0.259:0.261:0.263) (0.697:0.698:0.698))
    (IOPATH S X (0.447:0.447:0.447) (0.782:0.782:0.782))
    (IOPATH S X (0.320:0.320:0.320) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.304:0.305:0.306) (0.746:0.747:0.747))
    (IOPATH S X (0.476:0.476:0.476) (0.810:0.810:0.810))
    (IOPATH S X (0.345:0.345:0.345) (0.792:0.792:0.792))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_12\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.263:0.264:0.265) (0.256:0.256:0.256))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.311:0.311:0.311) (0.666:0.666:0.666))
    (IOPATH A1 X (0.362:0.362:0.362) (0.719:0.719:0.719))
    (IOPATH S X (0.464:0.464:0.464) (0.788:0.788:0.788))
    (IOPATH S X (0.340:0.340:0.340) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.314:0.314:0.314) (0.664:0.664:0.664))
    (IOPATH A1 X (0.373:0.373:0.373) (0.723:0.723:0.723))
    (IOPATH S X (0.457:0.457:0.457) (0.779:0.779:0.779))
    (IOPATH S X (0.333:0.333:0.333) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.306:0.306:0.306) (0.675:0.675:0.675))
    (IOPATH A1 X (0.344:0.344:0.344) (0.744:0.744:0.744))
    (IOPATH S X (0.478:0.478:0.478) (0.808:0.808:0.808))
    (IOPATH S X (0.354:0.354:0.354) (0.780:0.780:0.780))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.232:0.234:0.237) (0.649:0.649:0.650))
    (IOPATH A1 X (0.241:0.243:0.245) (0.673:0.673:0.674))
    (IOPATH S X (0.426:0.426:0.426) (0.751:0.751:0.751))
    (IOPATH S X (0.298:0.298:0.298) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.386:0.386:0.386) (0.732:0.732:0.732))
    (IOPATH A1 X (0.256:0.257:0.259) (0.691:0.691:0.692))
    (IOPATH S X (0.434:0.434:0.434) (0.764:0.764:0.764))
    (IOPATH S X (0.306:0.306:0.306) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.405:0.405:0.405) (0.753:0.753:0.753))
    (IOPATH A1 X (0.352:0.352:0.352) (0.754:0.754:0.754))
    (IOPATH S X (0.448:0.448:0.448) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.306:0.306:0.306) (0.678:0.678:0.678))
    (IOPATH S X (0.414:0.414:0.414) (0.736:0.736:0.736))
    (IOPATH S X (0.286:0.286:0.286) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.271:0.274) (0.692:0.692:0.693))
    (IOPATH A1 X (0.272:0.273:0.274) (0.713:0.713:0.713))
    (IOPATH S X (0.452:0.452:0.452) (0.785:0.785:0.785))
    (IOPATH S X (0.323:0.323:0.323) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.253:0.255) (0.677:0.677:0.677))
    (IOPATH A1 X (0.272:0.274:0.276) (0.709:0.710:0.710))
    (IOPATH S X (0.444:0.444:0.444) (0.775:0.775:0.775))
    (IOPATH S X (0.314:0.314:0.314) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.320:0.321:0.322) (0.745:0.746:0.746))
    (IOPATH A1 X (0.330:0.331:0.332) (0.770:0.770:0.770))
    (IOPATH S X (0.491:0.491:0.491) (0.827:0.827:0.827))
    (IOPATH S X (0.361:0.361:0.361) (0.808:0.808:0.808))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_13\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.277:0.278:0.279) (0.267:0.267:0.267))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.317:0.317:0.317) (0.680:0.680:0.680))
    (IOPATH A1 X (0.344:0.344:0.344) (0.736:0.736:0.736))
    (IOPATH S X (0.453:0.453:0.453) (0.776:0.776:0.776))
    (IOPATH S X (0.316:0.316:0.316) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.315:0.315) (0.670:0.670:0.670))
    (IOPATH A1 X (0.340:0.340:0.340) (0.728:0.728:0.728))
    (IOPATH S X (0.440:0.440:0.440) (0.758:0.758:0.758))
    (IOPATH S X (0.303:0.303:0.303) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.284:0.284:0.284) (0.658:0.658:0.658))
    (IOPATH A1 X (0.384:0.384:0.384) (0.738:0.738:0.738))
    (IOPATH S X (0.444:0.444:0.444) (0.764:0.764:0.764))
    (IOPATH S X (0.307:0.307:0.307) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.328:0.328:0.328) (0.713:0.713:0.713))
    (IOPATH A1 X (0.380:0.380:0.380) (0.741:0.741:0.741))
    (IOPATH S X (0.453:0.453:0.453) (0.777:0.777:0.777))
    (IOPATH S X (0.316:0.316:0.316) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.394:0.394:0.394) (0.771:0.771:0.771))
    (IOPATH A1 X (0.408:0.408:0.408) (0.771:0.771:0.771))
    (IOPATH S X (0.480:0.480:0.480) (0.807:0.807:0.807))
    (IOPATH S X (0.343:0.343:0.343) (0.790:0.790:0.790))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.228:0.229:0.231) (0.642:0.643:0.643))
    (IOPATH A1 X (0.239:0.241:0.242) (0.669:0.669:0.670))
    (IOPATH S X (0.418:0.418:0.418) (0.741:0.741:0.741))
    (IOPATH S X (0.290:0.290:0.290) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.233:0.235:0.237) (0.647:0.648:0.648))
    (IOPATH A1 X (0.235:0.237:0.239) (0.665:0.666:0.666))
    (IOPATH S X (0.417:0.417:0.417) (0.741:0.741:0.741))
    (IOPATH S X (0.289:0.289:0.289) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.429:0.429:0.429) (0.768:0.768:0.768))
    (IOPATH A1 X (0.307:0.308:0.310) (0.742:0.742:0.742))
    (IOPATH S X (0.469:0.469:0.469) (0.804:0.804:0.804))
    (IOPATH S X (0.341:0.341:0.341) (0.782:0.782:0.782))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.289:0.289:0.289) (0.671:0.671:0.671))
    (IOPATH S X (0.421:0.421:0.421) (0.746:0.746:0.746))
    (IOPATH S X (0.293:0.293:0.293) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.262:0.264) (0.685:0.686:0.686))
    (IOPATH A1 X (0.268:0.269:0.270) (0.709:0.709:0.709))
    (IOPATH S X (0.454:0.454:0.454) (0.786:0.786:0.786))
    (IOPATH S X (0.325:0.325:0.325) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.245:0.246) (0.665:0.665:0.665))
    (IOPATH A1 X (0.272:0.274:0.276) (0.703:0.703:0.703))
    (IOPATH S X (0.436:0.436:0.436) (0.765:0.765:0.765))
    (IOPATH S X (0.307:0.307:0.307) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.260:0.261) (0.681:0.681:0.681))
    (IOPATH A1 X (0.273:0.274:0.276) (0.709:0.709:0.709))
    (IOPATH S X (0.434:0.434:0.434) (0.763:0.763:0.763))
    (IOPATH S X (0.303:0.303:0.303) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_14\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.224:0.225:0.226) (0.229:0.229:0.229))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.312:0.312:0.312) (0.667:0.667:0.667))
    (IOPATH A1 X (0.334:0.334:0.334) (0.722:0.722:0.722))
    (IOPATH S X (0.438:0.438:0.438) (0.767:0.767:0.767))
    (IOPATH S X (0.313:0.313:0.313) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.303:0.303) (0.658:0.658:0.658))
    (IOPATH A1 X (0.332:0.332:0.332) (0.719:0.719:0.719))
    (IOPATH S X (0.432:0.432:0.432) (0.760:0.760:0.760))
    (IOPATH S X (0.307:0.307:0.307) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.329:0.329:0.329) (0.714:0.714:0.714))
    (IOPATH A1 X (0.356:0.356:0.356) (0.756:0.756:0.756))
    (IOPATH S X (0.453:0.453:0.453) (0.787:0.787:0.787))
    (IOPATH S X (0.327:0.327:0.327) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.231:0.233:0.235) (0.648:0.648:0.649))
    (IOPATH A1 X (0.240:0.241:0.243) (0.672:0.672:0.672))
    (IOPATH S X (0.434:0.434:0.434) (0.762:0.762:0.762))
    (IOPATH S X (0.309:0.309:0.309) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.386:0.386:0.386) (0.773:0.773:0.773))
    (IOPATH A1 X (0.281:0.283:0.284) (0.721:0.721:0.721))
    (IOPATH S X (0.467:0.467:0.467) (0.805:0.805:0.805))
    (IOPATH S X (0.342:0.342:0.342) (0.777:0.777:0.777))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.362:0.362:0.362) (0.751:0.751:0.751))
    (IOPATH A1 X (0.379:0.379:0.379) (0.774:0.774:0.774))
    (IOPATH S X (0.481:0.481:0.481) (0.820:0.820:0.820))
    (IOPATH S X (0.355:0.355:0.355) (0.792:0.792:0.792))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.290:0.290) (0.704:0.704:0.704))
    (IOPATH S X (0.456:0.456:0.456) (0.792:0.792:0.792))
    (IOPATH S X (0.330:0.330:0.330) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.280:0.281) (0.697:0.698:0.698))
    (IOPATH A1 X (0.269:0.270:0.271) (0.708:0.708:0.708))
    (IOPATH S X (0.465:0.465:0.465) (0.800:0.800:0.800))
    (IOPATH S X (0.339:0.339:0.339) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.270:0.271) (0.691:0.691:0.691))
    (IOPATH A1 X (0.288:0.289:0.290) (0.720:0.721:0.721))
    (IOPATH S X (0.462:0.462:0.462) (0.797:0.797:0.797))
    (IOPATH S X (0.336:0.336:0.336) (0.770:0.770:0.770))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.308:0.309:0.310) (0.732:0.732:0.732))
    (IOPATH A1 X (0.316:0.317:0.318) (0.755:0.755:0.755))
    (IOPATH S X (0.497:0.497:0.497) (0.836:0.836:0.836))
    (IOPATH S X (0.370:0.370:0.370) (0.809:0.809:0.809))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_15\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.241:0.242:0.243) (0.242:0.243:0.243))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.300:0.300:0.300) (0.659:0.659:0.659))
    (IOPATH A1 X (0.273:0.273:0.273) (0.692:0.692:0.692))
    (IOPATH S X (0.448:0.448:0.448) (0.767:0.767:0.767))
    (IOPATH S X (0.315:0.315:0.315) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.334:0.334:0.334) (0.693:0.693:0.693))
    (IOPATH A1 X (0.359:0.359:0.359) (0.751:0.751:0.751))
    (IOPATH S X (0.467:0.467:0.467) (0.794:0.794:0.794))
    (IOPATH S X (0.334:0.334:0.334) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.285:0.285:0.285) (0.659:0.659:0.659))
    (IOPATH A1 X (0.385:0.385:0.385) (0.739:0.739:0.739))
    (IOPATH S X (0.455:0.455:0.455) (0.778:0.778:0.778))
    (IOPATH S X (0.322:0.322:0.322) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.337:0.337:0.337) (0.723:0.723:0.723))
    (IOPATH A1 X (0.389:0.389:0.389) (0.752:0.752:0.752))
    (IOPATH S X (0.472:0.472:0.472) (0.800:0.800:0.800))
    (IOPATH S X (0.339:0.339:0.339) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.378:0.378:0.378) (0.754:0.754:0.754))
    (IOPATH A1 X (0.392:0.392:0.392) (0.754:0.754:0.754))
    (IOPATH S X (0.475:0.475:0.475) (0.802:0.802:0.802))
    (IOPATH S X (0.341:0.341:0.341) (0.781:0.781:0.781))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.244:0.244:0.244) (0.665:0.665:0.665))
    (IOPATH S X (0.429:0.429:0.429) (0.756:0.756:0.756))
    (IOPATH S X (0.301:0.301:0.301) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.255:0.257:0.259) (0.673:0.674:0.674))
    (IOPATH A1 X (0.253:0.256:0.258) (0.689:0.689:0.690))
    (IOPATH S X (0.434:0.434:0.434) (0.764:0.764:0.764))
    (IOPATH S X (0.306:0.306:0.306) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.421:0.421:0.421) (0.760:0.760:0.760))
    (IOPATH A1 X (0.291:0.293:0.295) (0.728:0.728:0.728))
    (IOPATH S X (0.462:0.462:0.462) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.293:0.293:0.293) (0.675:0.675:0.675))
    (IOPATH S X (0.424:0.424:0.424) (0.750:0.750:0.750))
    (IOPATH S X (0.296:0.296:0.296) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.273:0.274:0.275) (0.712:0.712:0.712))
    (IOPATH S X (0.455:0.455:0.455) (0.787:0.787:0.787))
    (IOPATH S X (0.326:0.326:0.326) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.257:0.259:0.260) (0.681:0.681:0.681))
    (IOPATH A1 X (0.281:0.283:0.284) (0.715:0.715:0.715))
    (IOPATH S X (0.447:0.447:0.447) (0.780:0.780:0.780))
    (IOPATH S X (0.318:0.318:0.318) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.282:0.283:0.284) (0.718:0.718:0.719))
    (IOPATH S X (0.434:0.434:0.434) (0.763:0.763:0.763))
    (IOPATH S X (0.303:0.303:0.303) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_2\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.208:0.209:0.211) (0.219:0.219:0.219))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.298:0.298) (0.650:0.650:0.650))
    (IOPATH A1 X (0.320:0.320:0.320) (0.705:0.705:0.705))
    (IOPATH S X (0.416:0.416:0.416) (0.737:0.737:0.737))
    (IOPATH S X (0.287:0.287:0.287) (0.714:0.714:0.714))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.297:0.297:0.297) (0.650:0.650:0.650))
    (IOPATH A1 X (0.326:0.326:0.326) (0.711:0.711:0.711))
    (IOPATH S X (0.416:0.416:0.416) (0.739:0.739:0.739))
    (IOPATH S X (0.288:0.288:0.288) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.294:0.294:0.294) (0.671:0.671:0.671))
    (IOPATH A1 X (0.312:0.312:0.312) (0.707:0.707:0.707))
    (IOPATH S X (0.416:0.416:0.416) (0.737:0.737:0.737))
    (IOPATH S X (0.288:0.288:0.288) (0.714:0.714:0.714))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.224:0.226:0.227) (0.640:0.640:0.640))
    (IOPATH A1 X (0.229:0.231:0.233) (0.662:0.662:0.662))
    (IOPATH S X (0.422:0.422:0.422) (0.746:0.746:0.746))
    (IOPATH S X (0.295:0.295:0.295) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.362:0.362:0.362) (0.747:0.747:0.747))
    (IOPATH A1 X (0.248:0.250:0.252) (0.687:0.687:0.688))
    (IOPATH S X (0.439:0.439:0.439) (0.771:0.771:0.771))
    (IOPATH S X (0.312:0.312:0.312) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.386:0.386:0.386) (0.730:0.730:0.730))
    (IOPATH A1 X (0.340:0.340:0.340) (0.742:0.742:0.742))
    (IOPATH S X (0.448:0.448:0.448) (0.782:0.782:0.782))
    (IOPATH S X (0.321:0.321:0.321) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.296:0.296:0.296) (0.697:0.697:0.697))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.304:0.304:0.304) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.246:0.247) (0.662:0.662:0.662))
    (IOPATH A1 X (0.243:0.244:0.245) (0.677:0.678:0.678))
    (IOPATH S X (0.432:0.432:0.432) (0.758:0.758:0.758))
    (IOPATH S X (0.303:0.303:0.303) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.253:0.254) (0.674:0.674:0.674))
    (IOPATH A1 X (0.265:0.267:0.269) (0.702:0.702:0.702))
    (IOPATH S X (0.442:0.442:0.442) (0.774:0.774:0.774))
    (IOPATH S X (0.313:0.313:0.313) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.325:0.326:0.327) (0.752:0.753:0.753))
    (IOPATH A1 X (0.326:0.328:0.329) (0.770:0.770:0.770))
    (IOPATH S X (0.517:0.517:0.517) (0.858:0.858:0.858))
    (IOPATH S X (0.390:0.390:0.390) (0.831:0.831:0.831))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_3\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.286:0.287:0.288) (0.274:0.274:0.275))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.677:0.677:0.677))
    (IOPATH A1 X (0.371:0.371:0.371) (0.730:0.730:0.730))
    (IOPATH S X (0.465:0.465:0.465) (0.788:0.788:0.788))
    (IOPATH S X (0.333:0.333:0.333) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.315:0.315) (0.664:0.664:0.664))
    (IOPATH A1 X (0.374:0.374:0.374) (0.724:0.724:0.724))
    (IOPATH S X (0.451:0.451:0.451) (0.769:0.769:0.769))
    (IOPATH S X (0.319:0.319:0.319) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.289:0.289) (0.653:0.653:0.653))
    (IOPATH A1 X (0.326:0.326:0.326) (0.722:0.722:0.722))
    (IOPATH S X (0.455:0.455:0.455) (0.774:0.774:0.774))
    (IOPATH S X (0.323:0.323:0.323) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.331:0.331:0.331) (0.715:0.715:0.715))
    (IOPATH A1 X (0.337:0.337:0.337) (0.737:0.737:0.737))
    (IOPATH S X (0.467:0.467:0.467) (0.792:0.792:0.792))
    (IOPATH S X (0.336:0.336:0.336) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.374:0.374:0.374) (0.709:0.709:0.709))
    (IOPATH A1 X (0.329:0.329:0.329) (0.725:0.725:0.725))
    (IOPATH S X (0.456:0.456:0.456) (0.776:0.776:0.776))
    (IOPATH S X (0.325:0.325:0.325) (0.753:0.753:0.753))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.232:0.235) (0.646:0.647:0.647))
    (IOPATH A1 X (0.242:0.244:0.246) (0.673:0.673:0.673))
    (IOPATH S X (0.423:0.423:0.423) (0.748:0.748:0.748))
    (IOPATH S X (0.295:0.295:0.295) (0.725:0.725:0.725))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.231:0.233:0.234) (0.646:0.647:0.647))
    (IOPATH A1 X (0.232:0.234:0.236) (0.664:0.664:0.664))
    (IOPATH S X (0.419:0.419:0.419) (0.742:0.742:0.742))
    (IOPATH S X (0.291:0.291:0.291) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.313:0.313) (0.694:0.694:0.694))
    (IOPATH A1 X (0.244:0.246:0.248) (0.677:0.677:0.678))
    (IOPATH S X (0.429:0.429:0.429) (0.755:0.755:0.755))
    (IOPATH S X (0.301:0.301:0.301) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.347:0.347:0.347) (0.746:0.746:0.746))
    (IOPATH S X (0.438:0.438:0.438) (0.769:0.769:0.769))
    (IOPATH S X (0.310:0.310:0.310) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.256:0.258:0.259) (0.680:0.680:0.680))
    (IOPATH A1 X (0.264:0.266:0.267) (0.703:0.704:0.704))
    (IOPATH S X (0.447:0.447:0.447) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.270:0.272) (0.692:0.692:0.692))
    (IOPATH A1 X (0.271:0.272:0.274) (0.710:0.711:0.711))
    (IOPATH S X (0.451:0.451:0.451) (0.784:0.784:0.784))
    (IOPATH S X (0.322:0.322:0.322) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.353:0.354:0.355) (0.779:0.780:0.780))
    (IOPATH A1 X (0.356:0.357:0.358) (0.800:0.800:0.800))
    (IOPATH S X (0.533:0.533:0.533) (0.876:0.876:0.876))
    (IOPATH S X (0.405:0.405:0.405) (0.851:0.851:0.851))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_4\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.334:0.335) (0.305:0.305:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.297:0.297:0.297) (0.655:0.655:0.655))
    (IOPATH A1 X (0.324:0.324:0.324) (0.711:0.711:0.711))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.306:0.306:0.306) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.677:0.677:0.677))
    (IOPATH A1 X (0.345:0.345:0.345) (0.735:0.735:0.735))
    (IOPATH S X (0.441:0.441:0.441) (0.773:0.773:0.773))
    (IOPATH S X (0.316:0.316:0.316) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.332:0.332:0.332) (0.720:0.720:0.720))
    (IOPATH A1 X (0.423:0.423:0.423) (0.785:0.785:0.785))
    (IOPATH S X (0.465:0.465:0.465) (0.802:0.802:0.802))
    (IOPATH S X (0.339:0.339:0.339) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.271:0.273:0.275) (0.695:0.695:0.695))
    (IOPATH A1 X (0.273:0.275:0.277) (0.713:0.714:0.714))
    (IOPATH S X (0.461:0.461:0.461) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.406:0.406:0.406) (0.795:0.795:0.795))
    (IOPATH A1 X (0.298:0.301:0.303) (0.736:0.736:0.736))
    (IOPATH S X (0.470:0.470:0.470) (0.807:0.807:0.807))
    (IOPATH S X (0.343:0.343:0.343) (0.782:0.782:0.782))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.401:0.401:0.401) (0.738:0.738:0.738))
    (IOPATH A1 X (0.343:0.343:0.343) (0.744:0.744:0.744))
    (IOPATH S X (0.445:0.445:0.445) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.280:0.280:0.280) (0.659:0.659:0.659))
    (IOPATH S X (0.415:0.415:0.415) (0.738:0.738:0.738))
    (IOPATH S X (0.288:0.288:0.288) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.273:0.274:0.276) (0.689:0.689:0.690))
    (IOPATH A1 X (0.274:0.275:0.276) (0.708:0.708:0.708))
    (IOPATH S X (0.439:0.439:0.439) (0.769:0.769:0.769))
    (IOPATH S X (0.310:0.310:0.310) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.246:0.248:0.249) (0.671:0.671:0.671))
    (IOPATH A1 X (0.265:0.267:0.269) (0.703:0.703:0.703))
    (IOPATH S X (0.437:0.437:0.437) (0.769:0.769:0.769))
    (IOPATH S X (0.308:0.308:0.308) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.262:0.263:0.264) (0.684:0.684:0.684))
    (IOPATH A1 X (0.269:0.270:0.271) (0.706:0.707:0.707))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.300:0.300:0.300) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_5\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.218:0.219:0.220) (0.224:0.225:0.225))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.308:0.308:0.308) (0.662:0.662:0.662))
    (IOPATH A1 X (0.330:0.330:0.330) (0.717:0.717:0.717))
    (IOPATH S X (0.448:0.448:0.448) (0.767:0.767:0.767))
    (IOPATH S X (0.315:0.315:0.315) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.294:0.294:0.294) (0.647:0.647:0.647))
    (IOPATH A1 X (0.323:0.323:0.323) (0.708:0.708:0.708))
    (IOPATH S X (0.438:0.438:0.438) (0.754:0.754:0.754))
    (IOPATH S X (0.305:0.305:0.305) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.313:0.313) (0.693:0.693:0.693))
    (IOPATH A1 X (0.340:0.340:0.340) (0.736:0.736:0.736))
    (IOPATH S X (0.452:0.452:0.452) (0.772:0.772:0.772))
    (IOPATH S X (0.319:0.319:0.319) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.315:0.315:0.315) (0.698:0.698:0.698))
    (IOPATH A1 X (0.357:0.357:0.357) (0.756:0.756:0.756))
    (IOPATH S X (0.457:0.457:0.457) (0.780:0.780:0.780))
    (IOPATH S X (0.324:0.324:0.324) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.282:0.282:0.282) (0.664:0.664:0.664))
    (IOPATH A1 X (0.364:0.364:0.364) (0.717:0.717:0.717))
    (IOPATH S X (0.445:0.445:0.445) (0.762:0.762:0.762))
    (IOPATH S X (0.312:0.312:0.312) (0.741:0.741:0.741))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.223:0.225:0.227) (0.641:0.641:0.641))
    (IOPATH A1 X (0.234:0.235:0.237) (0.665:0.665:0.665))
    (IOPATH S X (0.425:0.425:0.425) (0.751:0.751:0.751))
    (IOPATH S X (0.299:0.299:0.299) (0.725:0.725:0.725))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.235:0.237:0.239) (0.651:0.651:0.652))
    (IOPATH A1 X (0.239:0.240:0.242) (0.673:0.673:0.673))
    (IOPATH S X (0.429:0.429:0.429) (0.756:0.756:0.756))
    (IOPATH S X (0.302:0.302:0.302) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.291:0.291) (0.700:0.700:0.700))
    (IOPATH A1 X (0.263:0.265:0.267) (0.701:0.702:0.702))
    (IOPATH S X (0.454:0.454:0.454) (0.789:0.789:0.789))
    (IOPATH S X (0.328:0.328:0.328) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.292:0.292:0.292) (0.693:0.693:0.693))
    (IOPATH S X (0.431:0.431:0.431) (0.760:0.760:0.760))
    (IOPATH S X (0.305:0.305:0.305) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.249:0.250) (0.669:0.669:0.669))
    (IOPATH A1 X (0.253:0.254:0.255) (0.691:0.692:0.692))
    (IOPATH S X (0.443:0.443:0.443) (0.775:0.775:0.775))
    (IOPATH S X (0.316:0.316:0.316) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.262) (0.683:0.683:0.683))
    (IOPATH A1 X (0.262:0.262:0.262) (0.689:0.689:0.689))
    (IOPATH S X (0.453:0.453:0.453) (0.787:0.787:0.787))
    (IOPATH S X (0.325:0.325:0.325) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.279:0.280) (0.699:0.699:0.699))
    (IOPATH A1 X (0.279:0.280:0.281) (0.717:0.717:0.718))
    (IOPATH S X (0.454:0.454:0.454) (0.786:0.786:0.786))
    (IOPATH S X (0.325:0.325:0.325) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_6\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.223:0.223:0.223) (0.221:0.221:0.221))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.303:0.303) (0.657:0.657:0.657))
    (IOPATH A1 X (0.355:0.355:0.355) (0.710:0.710:0.710))
    (IOPATH S X (0.423:0.423:0.423) (0.747:0.747:0.747))
    (IOPATH S X (0.295:0.295:0.295) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.312:0.312:0.312) (0.661:0.661:0.661))
    (IOPATH A1 X (0.372:0.372:0.372) (0.721:0.721:0.721))
    (IOPATH S X (0.421:0.421:0.421) (0.745:0.745:0.745))
    (IOPATH S X (0.293:0.293:0.293) (0.720:0.720:0.720))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.323:0.323:0.323) (0.710:0.710:0.710))
    (IOPATH A1 X (0.365:0.365:0.365) (0.739:0.739:0.739))
    (IOPATH S X (0.447:0.447:0.447) (0.780:0.780:0.780))
    (IOPATH S X (0.319:0.319:0.319) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.215:0.218:0.220) (0.629:0.629:0.629))
    (IOPATH A1 X (0.222:0.224:0.226) (0.651:0.651:0.651))
    (IOPATH S X (0.414:0.414:0.414) (0.735:0.735:0.735))
    (IOPATH S X (0.287:0.287:0.287) (0.710:0.710:0.710))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.253:0.253:0.253) (0.661:0.661:0.661))
    (IOPATH A1 X (0.268:0.269:0.271) (0.704:0.705:0.705))
    (IOPATH S X (0.446:0.446:0.446) (0.779:0.779:0.779))
    (IOPATH S X (0.319:0.319:0.319) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.331:0.331:0.331) (0.716:0.716:0.716))
    (IOPATH A1 X (0.349:0.349:0.349) (0.751:0.751:0.751))
    (IOPATH S X (0.448:0.448:0.448) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.366:0.366:0.366) (0.768:0.768:0.768))
    (IOPATH S X (0.460:0.460:0.460) (0.795:0.795:0.795))
    (IOPATH S X (0.332:0.332:0.332) (0.770:0.770:0.770))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.278:0.278) (0.686:0.686:0.686))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.463:0.463:0.463) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.291:0.292) (0.710:0.710:0.710))
    (IOPATH A1 X (0.289:0.290:0.292) (0.728:0.729:0.729))
    (IOPATH S X (0.467:0.467:0.467) (0.801:0.801:0.801))
    (IOPATH S X (0.338:0.338:0.338) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.370:0.371:0.372) (0.813:0.813:0.813))
    (IOPATH S X (0.533:0.533:0.533) (0.873:0.873:0.873))
    (IOPATH S X (0.402:0.402:0.402) (0.853:0.853:0.853))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_7\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.335:0.336) (0.304:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.304:0.304:0.304) (0.665:0.665:0.665))
    (IOPATH A1 X (0.331:0.331:0.331) (0.720:0.720:0.720))
    (IOPATH S X (0.453:0.453:0.453) (0.774:0.774:0.774))
    (IOPATH S X (0.320:0.320:0.320) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.316:0.316:0.316) (0.670:0.670:0.670))
    (IOPATH A1 X (0.340:0.340:0.340) (0.728:0.728:0.728))
    (IOPATH S X (0.451:0.451:0.451) (0.772:0.772:0.772))
    (IOPATH S X (0.318:0.318:0.318) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.296:0.296:0.296) (0.673:0.673:0.673))
    (IOPATH A1 X (0.397:0.397:0.397) (0.753:0.753:0.753))
    (IOPATH S X (0.467:0.467:0.467) (0.793:0.793:0.793))
    (IOPATH S X (0.333:0.333:0.333) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.308:0.308:0.308) (0.688:0.688:0.688))
    (IOPATH A1 X (0.360:0.360:0.360) (0.716:0.716:0.716))
    (IOPATH S X (0.446:0.446:0.446) (0.766:0.766:0.766))
    (IOPATH S X (0.313:0.313:0.313) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.390:0.390:0.390) (0.766:0.766:0.766))
    (IOPATH A1 X (0.403:0.403:0.403) (0.766:0.766:0.766))
    (IOPATH S X (0.487:0.487:0.487) (0.815:0.815:0.815))
    (IOPATH S X (0.353:0.353:0.353) (0.794:0.794:0.794))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.245:0.247) (0.663:0.663:0.663))
    (IOPATH A1 X (0.250:0.252:0.253) (0.685:0.685:0.685))
    (IOPATH S X (0.439:0.439:0.439) (0.769:0.769:0.769))
    (IOPATH S X (0.312:0.312:0.312) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.251:0.253:0.255) (0.674:0.674:0.674))
    (IOPATH A1 X (0.265:0.268:0.270) (0.703:0.703:0.704))
    (IOPATH S X (0.447:0.447:0.447) (0.782:0.782:0.782))
    (IOPATH S X (0.321:0.321:0.321) (0.756:0.756:0.756))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.431:0.431:0.431) (0.771:0.771:0.771))
    (IOPATH A1 X (0.307:0.308:0.310) (0.743:0.743:0.743))
    (IOPATH S X (0.478:0.478:0.478) (0.815:0.815:0.815))
    (IOPATH S X (0.351:0.351:0.351) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.282:0.282:0.282) (0.662:0.662:0.662))
    (IOPATH S X (0.420:0.420:0.420) (0.745:0.745:0.745))
    (IOPATH S X (0.294:0.294:0.294) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.245:0.246:0.247) (0.662:0.662:0.663))
    (IOPATH A1 X (0.247:0.248:0.250) (0.680:0.681:0.681))
    (IOPATH S X (0.424:0.424:0.424) (0.749:0.749:0.749))
    (IOPATH S X (0.295:0.295:0.295) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.221:0.222:0.224) (0.637:0.637:0.637))
    (IOPATH A1 X (0.252:0.254:0.256) (0.676:0.677:0.677))
    (IOPATH S X (0.411:0.411:0.411) (0.732:0.732:0.732))
    (IOPATH S X (0.282:0.282:0.282) (0.711:0.711:0.711))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.228:0.230:0.231) (0.646:0.646:0.646))
    (IOPATH A1 X (0.240:0.241:0.242) (0.672:0.672:0.672))
    (IOPATH S X (0.414:0.414:0.414) (0.735:0.735:0.735))
    (IOPATH S X (0.284:0.284:0.284) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_8\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.172:0.173:0.174) (0.193:0.193:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.325:0.325:0.325) (0.683:0.683:0.683))
    (IOPATH A1 X (0.347:0.347:0.347) (0.738:0.738:0.738))
    (IOPATH S X (0.445:0.445:0.445) (0.778:0.778:0.778))
    (IOPATH S X (0.318:0.318:0.318) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.310:0.310:0.310) (0.667:0.667:0.667))
    (IOPATH A1 X (0.339:0.339:0.339) (0.728:0.728:0.728))
    (IOPATH S X (0.433:0.433:0.433) (0.763:0.763:0.763))
    (IOPATH S X (0.307:0.307:0.307) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.335:0.335:0.335) (0.721:0.721:0.721))
    (IOPATH A1 X (0.378:0.378:0.378) (0.780:0.780:0.780))
    (IOPATH S X (0.452:0.452:0.452) (0.786:0.786:0.786))
    (IOPATH S X (0.325:0.325:0.325) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.250:0.252:0.254) (0.671:0.671:0.671))
    (IOPATH A1 X (0.261:0.262:0.264) (0.697:0.697:0.698))
    (IOPATH S X (0.445:0.445:0.445) (0.779:0.779:0.779))
    (IOPATH S X (0.319:0.319:0.319) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.275:0.275:0.275) (0.681:0.681:0.681))
    (IOPATH A1 X (0.261:0.263:0.264) (0.695:0.695:0.695))
    (IOPATH S X (0.442:0.442:0.442) (0.774:0.774:0.774))
    (IOPATH S X (0.316:0.316:0.316) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.383:0.383:0.383) (0.769:0.769:0.769))
    (IOPATH A1 X (0.359:0.359:0.359) (0.752:0.752:0.752))
    (IOPATH S X (0.458:0.458:0.458) (0.794:0.794:0.794))
    (IOPATH S X (0.332:0.332:0.332) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.280:0.280:0.280) (0.678:0.678:0.678))
    (IOPATH S X (0.421:0.421:0.421) (0.746:0.746:0.746))
    (IOPATH S X (0.295:0.295:0.295) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.247:0.247:0.247) (0.654:0.654:0.654))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.439:0.439:0.439) (0.768:0.768:0.768))
    (IOPATH S X (0.310:0.310:0.310) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.250:0.252:0.253) (0.675:0.675:0.675))
    (IOPATH A1 X (0.272:0.274:0.276) (0.709:0.709:0.709))
    (IOPATH S X (0.444:0.444:0.444) (0.776:0.776:0.776))
    (IOPATH S X (0.315:0.315:0.315) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.312:0.312:0.312) (0.742:0.742:0.742))
    (IOPATH S X (0.498:0.498:0.498) (0.834:0.834:0.834))
    (IOPATH S X (0.367:0.367:0.367) (0.813:0.813:0.813))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE cby_8__8_\.cby_8__8_\.mux_right_ipin_9\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.289:0.290:0.291) (0.274:0.274:0.275))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.234:0.234:0.234) (0.195:0.195:0.195))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_8")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (1.112:1.112:1.112) (0.639:0.639:0.639))
    (IOPATH TE_B Z (0.979:0.979:0.979) (0.617:0.617:0.617))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_2")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.431:0.431:0.431) (0.883:0.883:0.883))
    (IOPATH B_N X (0.501:0.501:0.501) (0.887:0.887:0.887))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.378:0.378:0.378) (0.304:0.304:0.304))
    (IOPATH TE_B Z (0.330:0.331:0.331) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__0\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.862:0.862:0.862) (0.914:0.914:0.914))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.923:0.923:0.923))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.156:0.156:0.156))
    (SETUP (negedge D) (posedge CLK) (0.317:0.317:0.317))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.231:0.231:0.231) (0.234:0.234:0.234))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.481:0.481:0.481) (0.370:0.370:0.370))
    (IOPATH TE_B Z (0.357:0.357:0.357) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.443:0.443:0.443) (0.716:0.716:0.716))
    (IOPATH B_N X (0.575:0.575:0.575) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.452:0.452:0.452) (0.343:0.343:0.343))
    (IOPATH TE_B Z (0.409:0.409:0.409) (0.359:0.359:0.359))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__1\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.749:0.749:0.749) (0.831:0.831:0.831))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.142:-0.142:-0.142))
    (HOLD (negedge D) (posedge CLK) (-0.167:-0.167:-0.167))
    (SETUP (posedge D) (posedge CLK) (0.205:0.205:0.205))
    (SETUP (negedge D) (posedge CLK) (0.355:0.355:0.355))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.241:0.241:0.242) (0.244:0.244:0.244))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.499:0.499:0.499) (0.383:0.383:0.383))
    (IOPATH TE_B Z (0.354:0.354:0.354) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.431:0.431:0.431) (0.708:0.708:0.708))
    (IOPATH B_N X (0.577:0.577:0.577) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.525:0.525:0.525) (0.392:0.392:0.392))
    (IOPATH TE_B Z (0.440:0.440:0.440) (0.374:0.374:0.375))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__2\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.730:0.730:0.730) (0.815:0.815:0.815))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.INV_SOC_DIR)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.214:0.214:0.214) (0.182:0.182:0.183))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_4")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.IN_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.506:0.506:0.506) (0.382:0.382:0.382))
    (IOPATH TE_B Z (0.367:0.367:0.367) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2b_2")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.ISOL_EN_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.357:0.357:0.357) (0.833:0.833:0.833))
    (IOPATH B_N X (0.496:0.496:0.496) (0.883:0.883:0.883))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__ebufn_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_0_\.OUT_PROTECT_GATE)
  (DELAY
   (ABSOLUTE
    (IOPATH A Z (0.430:0.430:0.430) (0.333:0.333:0.333))
    (IOPATH TE_B Z (0.358:0.358:0.359) (0.321:0.321:0.321))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE cby_8__8_\.grid_io_right_right_9__8_\.logical_tile_io_mode_io__3\.logical_tile_io_mode_physical__iopad_0\.io_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.744:0.744:0.744) (0.827:0.827:0.827))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.757:0.757:0.757) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.740:0.740:0.740))
    (HOLD (posedge SCD) (posedge CLK) (-0.413:-0.413:-0.413))
    (HOLD (negedge SCD) (posedge CLK) (-0.517:-0.517:-0.517))
    (SETUP (posedge SCD) (posedge CLK) (0.552:0.552:0.552))
    (SETUP (negedge SCD) (posedge CLK) (0.829:0.829:0.829))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.194:-0.194:-0.194))
    (HOLD (negedge D) (posedge CLK) (-0.373:-0.373:-0.373))
    (SETUP (posedge D) (posedge CLK) (0.278:0.278:0.278))
    (SETUP (negedge D) (posedge CLK) (0.647:0.647:0.647))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.775:0.775:0.775))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.740:0.740:0.740))
    (HOLD (posedge SCD) (posedge CLK) (-0.441:-0.441:-0.441))
    (HOLD (negedge SCD) (posedge CLK) (-0.537:-0.537:-0.537))
    (SETUP (posedge SCD) (posedge CLK) (0.582:0.582:0.582))
    (SETUP (negedge SCD) (posedge CLK) (0.850:0.850:0.850))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.201:-0.202:-0.202))
    (HOLD (negedge D) (posedge CLK) (-0.394:-0.395:-0.395))
    (SETUP (posedge D) (posedge CLK) (0.285:0.286:0.287))
    (SETUP (negedge D) (posedge CLK) (0.670:0.670:0.670))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.335:0.335:0.335) (0.742:0.742:0.742))
    (IOPATH A1 X (0.390:0.390:0.390) (0.819:0.819:0.819))
    (IOPATH S X (0.483:0.483:0.483) (0.830:0.830:0.830))
    (IOPATH S X (0.364:0.364:0.364) (0.807:0.807:0.807))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.261:0.261) (0.657:0.657:0.657))
    (IOPATH A1 X (0.292:0.292:0.292) (0.696:0.696:0.696))
    (IOPATH S X (0.450:0.450:0.450) (0.780:0.780:0.780))
    (IOPATH S X (0.326:0.326:0.326) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.241:0.241) (0.637:0.637:0.637))
    (IOPATH A1 X (0.248:0.248:0.248) (0.659:0.659:0.659))
    (IOPATH S X (0.438:0.438:0.438) (0.763:0.763:0.763))
    (IOPATH S X (0.314:0.314:0.314) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.258:0.258) (0.654:0.654:0.654))
    (IOPATH A1 X (0.257:0.257:0.257) (0.671:0.671:0.671))
    (IOPATH S X (0.448:0.448:0.448) (0.777:0.777:0.777))
    (IOPATH S X (0.324:0.324:0.324) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.268:0.268:0.268) (0.668:0.668:0.668))
    (IOPATH A1 X (0.274:0.274:0.274) (0.690:0.690:0.690))
    (IOPATH S X (0.458:0.458:0.458) (0.791:0.791:0.791))
    (IOPATH S X (0.334:0.334:0.334) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.255:0.255:0.255) (0.652:0.652:0.652))
    (IOPATH A1 X (0.259:0.259:0.259) (0.673:0.673:0.673))
    (IOPATH S X (0.448:0.448:0.448) (0.777:0.777:0.777))
    (IOPATH S X (0.324:0.324:0.324) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.256:0.256:0.256) (0.650:0.650:0.650))
    (IOPATH A1 X (0.264:0.264:0.264) (0.674:0.674:0.674))
    (IOPATH S X (0.444:0.444:0.444) (0.772:0.772:0.772))
    (IOPATH S X (0.320:0.320:0.320) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.247:0.247:0.247) (0.640:0.640:0.640))
    (IOPATH A1 X (0.251:0.251:0.251) (0.660:0.660:0.660))
    (IOPATH S X (0.438:0.438:0.438) (0.763:0.763:0.763))
    (IOPATH S X (0.314:0.314:0.314) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.231:0.231:0.231) (0.624:0.624:0.624))
    (IOPATH A1 X (0.247:0.247:0.247) (0.652:0.652:0.652))
    (IOPATH S X (0.429:0.429:0.429) (0.752:0.752:0.752))
    (IOPATH S X (0.305:0.305:0.305) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.474:0.474:0.474) (0.793:0.793:0.793))
    (IOPATH S X (0.341:0.341:0.341) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.231:0.232) (0.644:0.644:0.644))
    (IOPATH A1 X (0.232:0.233:0.234) (0.662:0.662:0.662))
    (IOPATH S X (0.456:0.456:0.456) (0.769:0.769:0.769))
    (IOPATH S X (0.323:0.323:0.323) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.264:0.266:0.267) (0.686:0.686:0.687))
    (IOPATH A1 X (0.272:0.273:0.274) (0.710:0.710:0.710))
    (IOPATH S X (0.494:0.494:0.494) (0.817:0.817:0.817))
    (IOPATH S X (0.361:0.361:0.361) (0.796:0.796:0.796))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.249:0.251:0.252) (0.673:0.673:0.673))
    (IOPATH A1 X (0.259:0.260:0.261) (0.698:0.698:0.698))
    (IOPATH S X (0.485:0.485:0.485) (0.807:0.807:0.807))
    (IOPATH S X (0.352:0.352:0.352) (0.787:0.787:0.787))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.271:0.271:0.271) (0.691:0.691:0.691))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.433:0.433:0.433) (0.782:0.782:0.782))
    (IOPATH S X (0.322:0.322:0.322) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.265:0.265:0.265) (0.693:0.693:0.693))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.198:0.199) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.162:0.163:0.165) (0.188:0.188:0.188))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.167:0.167:0.167) (0.190:0.190:0.190))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.215:0.215:0.215) (0.222:0.222:0.223))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.172:0.172:0.172) (0.191:0.191:0.191))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.152:0.152:0.153) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.147:0.148:0.150) (0.175:0.175:0.175))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.438:0.438:0.438) (0.385:0.385:0.385))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.449:0.449:0.449) (0.381:0.381:0.381))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.245:0.246:0.247) (0.241:0.241:0.241))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.176:0.176:0.176) (0.189:0.190:0.190))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.212:0.212:0.212) (0.530:0.530:0.530))
    (IOPATH B X (0.206:0.206:0.206) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.740:0.740:0.740) (0.823:0.823:0.823))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.172:0.172:0.172))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.772:0.772:0.772))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.671:0.671:0.671) (0.761:0.761:0.761))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.725:0.725:0.725) (0.812:0.812:0.812))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.077:-0.077:-0.077))
    (HOLD (negedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133))
    (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.775:0.775:0.775))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075))
    (HOLD (negedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131))
    (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.675:0.675:0.675) (0.767:0.767:0.767))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.670:0.670:0.670) (0.762:0.762:0.762))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.685:0.685:0.685) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.676:0.676:0.676) (0.767:0.767:0.767))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.770:0.770:0.770))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.808:0.808:0.808))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.223:0.223:0.223) (0.619:0.619:0.619))
    (IOPATH A1 X (0.238:0.238:0.238) (0.645:0.645:0.645))
    (IOPATH S X (0.399:0.399:0.399) (0.718:0.718:0.718))
    (IOPATH S X (0.269:0.269:0.269) (0.703:0.703:0.703))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.329:0.330:0.332) (0.775:0.775:0.775))
    (IOPATH S X (0.499:0.499:0.499) (0.835:0.835:0.835))
    (IOPATH S X (0.369:0.369:0.369) (0.818:0.818:0.818))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.298:0.298) (0.664:0.664:0.664))
    (IOPATH A1 X (0.291:0.291:0.291) (0.709:0.709:0.709))
    (IOPATH S X (0.411:0.411:0.411) (0.733:0.733:0.733))
    (IOPATH S X (0.281:0.281:0.281) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.274:0.274:0.274) (0.698:0.698:0.698))
    (IOPATH S X (0.433:0.433:0.433) (0.762:0.762:0.762))
    (IOPATH S X (0.302:0.302:0.302) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.723:0.723:0.723) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.757:0.757:0.757) (0.834:0.834:0.834))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.688:0.688:0.688) (0.777:0.777:0.777))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.791:0.791:0.791) (0.862:0.862:0.862))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.736:0.736:0.736) (0.821:0.821:0.821))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.977:0.977:0.977))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (posedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.708:0.708:0.708) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.794:0.794:0.794))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.730:0.730:0.730) (0.814:0.814:0.814))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.342:0.342:0.343) (0.749:0.749:0.750))
    (IOPATH A1 X (0.368:0.368:0.368) (0.770:0.770:0.770))
    (IOPATH S X (0.472:0.472:0.472) (0.802:0.802:0.802))
    (IOPATH S X (0.342:0.342:0.342) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_8")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.461:0.462:0.463) (0.727:0.728:0.728))
    (IOPATH S X (0.634:0.634:0.634) (0.866:0.866:0.866))
    (IOPATH S X (0.491:0.491:0.491) (0.781:0.781:0.781))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.318:0.318:0.318) (0.704:0.704:0.704))
    (IOPATH A1 X (0.350:0.350:0.350) (0.758:0.758:0.758))
    (IOPATH S X (0.457:0.457:0.457) (0.784:0.784:0.784))
    (IOPATH S X (0.326:0.326:0.326) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_8")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.450:0.451:0.452) (0.720:0.720:0.720))
    (IOPATH S X (0.635:0.635:0.635) (0.873:0.873:0.873))
    (IOPATH S X (0.496:0.496:0.496) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.242:0.242:0.242) (0.642:0.642:0.642))
    (IOPATH A1 X (0.284:0.284:0.285) (0.702:0.702:0.703))
    (IOPATH S X (0.417:0.417:0.417) (0.739:0.739:0.739))
    (IOPATH S X (0.287:0.287:0.287) (0.720:0.720:0.720))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.247:0.247:0.247) (0.668:0.668:0.668))
    (IOPATH S X (0.419:0.419:0.419) (0.743:0.743:0.743))
    (IOPATH S X (0.289:0.289:0.289) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.290:0.290:0.290) (0.668:0.668:0.668))
    (IOPATH A1 X (0.255:0.255:0.255) (0.649:0.649:0.649))
    (IOPATH S X (0.402:0.402:0.402) (0.720:0.720:0.720))
    (IOPATH S X (0.271:0.271:0.271) (0.703:0.703:0.703))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.250:0.251:0.253) (0.689:0.690:0.690))
    (IOPATH S X (0.433:0.433:0.433) (0.761:0.761:0.761))
    (IOPATH S X (0.303:0.303:0.303) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.744:0.744:0.744) (0.790:0.790:0.790))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.432:-0.432:-0.432))
    (HOLD (negedge SCD) (posedge CLK) (-0.529:-0.529:-0.529))
    (SETUP (posedge SCD) (posedge CLK) (0.572:0.572:0.572))
    (SETUP (negedge SCD) (posedge CLK) (0.842:0.842:0.842))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.206:-0.207:-0.208))
    (HOLD (negedge D) (posedge CLK) (-0.400:-0.400:-0.400))
    (SETUP (posedge D) (posedge CLK) (0.291:0.292:0.292))
    (SETUP (negedge D) (posedge CLK) (0.675:0.676:0.676))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.720:0.720:0.720) (0.769:0.769:0.769))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.436:-0.436:-0.436))
    (HOLD (negedge SCD) (posedge CLK) (-0.532:-0.532:-0.532))
    (SETUP (posedge SCD) (posedge CLK) (0.577:0.577:0.577))
    (SETUP (negedge SCD) (posedge CLK) (0.846:0.846:0.846))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.211:-0.212:-0.213))
    (HOLD (negedge D) (posedge CLK) (-0.405:-0.405:-0.405))
    (SETUP (posedge D) (posedge CLK) (0.297:0.297:0.298))
    (SETUP (negedge D) (posedge CLK) (0.681:0.681:0.681))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.313:0.313) (0.717:0.717:0.717))
    (IOPATH A1 X (0.368:0.369:0.370) (0.795:0.795:0.796))
    (IOPATH S X (0.461:0.461:0.461) (0.808:0.808:0.808))
    (IOPATH S X (0.344:0.344:0.344) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.252:0.252) (0.648:0.648:0.648))
    (IOPATH A1 X (0.268:0.268:0.268) (0.676:0.676:0.676))
    (IOPATH S X (0.445:0.445:0.445) (0.773:0.773:0.773))
    (IOPATH S X (0.321:0.321:0.321) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.240:0.240:0.240) (0.633:0.633:0.633))
    (IOPATH A1 X (0.247:0.247:0.247) (0.656:0.656:0.656))
    (IOPATH S X (0.435:0.435:0.435) (0.759:0.759:0.759))
    (IOPATH S X (0.311:0.311:0.311) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.254:0.254:0.254) (0.650:0.650:0.650))
    (IOPATH A1 X (0.261:0.261:0.261) (0.672:0.672:0.672))
    (IOPATH S X (0.446:0.446:0.446) (0.774:0.774:0.774))
    (IOPATH S X (0.322:0.322:0.322) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.245:0.245:0.245) (0.639:0.639:0.639))
    (IOPATH A1 X (0.251:0.251:0.251) (0.661:0.661:0.661))
    (IOPATH S X (0.438:0.438:0.438) (0.764:0.764:0.764))
    (IOPATH S X (0.314:0.314:0.314) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.241:0.241) (0.636:0.636:0.636))
    (IOPATH A1 X (0.254:0.254:0.254) (0.662:0.662:0.662))
    (IOPATH S X (0.437:0.437:0.437) (0.762:0.762:0.762))
    (IOPATH S X (0.313:0.313:0.313) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.262:0.262:0.262) (0.662:0.662:0.662))
    (IOPATH A1 X (0.275:0.275:0.275) (0.688:0.688:0.688))
    (IOPATH S X (0.455:0.455:0.455) (0.788:0.788:0.788))
    (IOPATH S X (0.331:0.331:0.331) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.248:0.248) (0.644:0.644:0.644))
    (IOPATH A1 X (0.255:0.255:0.255) (0.667:0.667:0.667))
    (IOPATH S X (0.443:0.443:0.443) (0.770:0.770:0.770))
    (IOPATH S X (0.319:0.319:0.319) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.253:0.253:0.253) (0.646:0.646:0.646))
    (IOPATH A1 X (0.254:0.254:0.254) (0.664:0.664:0.664))
    (IOPATH S X (0.440:0.440:0.440) (0.766:0.766:0.766))
    (IOPATH S X (0.316:0.316:0.316) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.231:0.233) (0.649:0.649:0.649))
    (IOPATH A1 X (0.240:0.242:0.243) (0.673:0.673:0.673))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.222:0.224:0.225) (0.638:0.638:0.638))
    (IOPATH A1 X (0.231:0.233:0.234) (0.661:0.662:0.662))
    (IOPATH S X (0.419:0.419:0.419) (0.741:0.741:0.741))
    (IOPATH S X (0.290:0.290:0.290) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.281:0.282:0.284) (0.703:0.704:0.704))
    (IOPATH A1 X (0.280:0.281:0.282) (0.720:0.721:0.721))
    (IOPATH S X (0.468:0.468:0.468) (0.801:0.801:0.801))
    (IOPATH S X (0.339:0.339:0.339) (0.778:0.778:0.778))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.279:0.280:0.281) (0.703:0.703:0.703))
    (IOPATH A1 X (0.286:0.288:0.289) (0.726:0.726:0.726))
    (IOPATH S X (0.472:0.472:0.472) (0.806:0.806:0.806))
    (IOPATH S X (0.343:0.343:0.343) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.279:0.279:0.279) (0.698:0.698:0.698))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.447:0.447:0.447) (0.797:0.797:0.797))
    (IOPATH S X (0.335:0.335:0.335) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.260:0.260:0.260) (0.685:0.685:0.685))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.211:0.212:0.213) (0.220:0.220:0.221))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.181:0.182) (0.201:0.201:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.169:0.169:0.169) (0.191:0.191:0.191))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.251:0.251:0.251) (0.247:0.247:0.247))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.152:0.152:0.152) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.156:0.156:0.156) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.155:0.157:0.158) (0.180:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.430:0.430:0.430) (0.380:0.380:0.380))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.325:0.325) (0.289:0.289:0.289))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.227:0.228:0.229) (0.227:0.227:0.227))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.209:0.209:0.209) (0.212:0.212:0.212))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.218:0.218:0.218) (0.540:0.540:0.540))
    (IOPATH B X (0.248:0.248:0.248) (0.507:0.507:0.507))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.716:0.716:0.716) (0.803:0.803:0.803))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.777:0.777:0.777))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.773:0.773:0.773))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134))
    (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.683:0.683:0.683) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.675:0.675:0.675) (0.766:0.766:0.766))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.692:0.692:0.692) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.697:0.697:0.697) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.703:0.703:0.703) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.935:0.935:0.935))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.673:0.673:0.673) (0.764:0.764:0.764))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.773:0.773:0.773))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.243:0.243:0.243) (0.645:0.645:0.645))
    (IOPATH A1 X (0.250:0.250:0.250) (0.668:0.668:0.668))
    (IOPATH S X (0.415:0.415:0.415) (0.740:0.740:0.740))
    (IOPATH S X (0.284:0.284:0.284) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.312:0.313:0.314) (0.752:0.753:0.753))
    (IOPATH S X (0.466:0.466:0.466) (0.797:0.797:0.797))
    (IOPATH S X (0.335:0.335:0.335) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.286:0.287:0.288) (0.703:0.704:0.704))
    (IOPATH S X (0.395:0.395:0.395) (0.714:0.714:0.714))
    (IOPATH S X (0.264:0.264:0.264) (0.701:0.701:0.701))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.248:0.249:0.250) (0.683:0.683:0.684))
    (IOPATH S X (0.412:0.412:0.412) (0.736:0.736:0.736))
    (IOPATH S X (0.282:0.282:0.282) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.706:0.706:0.706) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.748:0.748:0.748) (0.825:0.825:0.825))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.706:0.706:0.706) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.758:0.758:0.758) (0.835:0.835:0.835))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.711:0.711:0.711) (0.798:0.798:0.798))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.805:0.805:0.805))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.334:0.335:0.336) (0.746:0.746:0.746))
    (IOPATH A1 X (0.367:0.367:0.367) (0.771:0.771:0.771))
    (IOPATH S X (0.477:0.477:0.477) (0.806:0.806:0.806))
    (IOPATH S X (0.346:0.346:0.346) (0.790:0.790:0.790))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_8")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.460:0.461:0.462) (0.727:0.727:0.727))
    (IOPATH S X (0.629:0.629:0.629) (0.861:0.861:0.861))
    (IOPATH S X (0.486:0.486:0.486) (0.778:0.778:0.778))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.330:0.330:0.330) (0.708:0.708:0.708))
    (IOPATH A1 X (0.343:0.343:0.343) (0.751:0.751:0.751))
    (IOPATH S X (0.462:0.462:0.462) (0.789:0.789:0.789))
    (IOPATH S X (0.331:0.331:0.331) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_8")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.452:0.453:0.454) (0.721:0.722:0.722))
    (IOPATH S X (0.628:0.628:0.628) (0.860:0.860:0.860))
    (IOPATH S X (0.485:0.485:0.485) (0.777:0.777:0.777))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.282:0.282:0.282) (0.668:0.668:0.668))
    (IOPATH A1 X (0.268:0.269:0.270) (0.691:0.691:0.691))
    (IOPATH S X (0.407:0.407:0.407) (0.727:0.727:0.727))
    (IOPATH S X (0.277:0.277:0.277) (0.711:0.711:0.711))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.269:0.271:0.272) (0.711:0.711:0.711))
    (IOPATH S X (0.435:0.435:0.435) (0.765:0.765:0.765))
    (IOPATH S X (0.305:0.305:0.305) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.277:0.277) (0.655:0.655:0.655))
    (IOPATH A1 X (0.264:0.264:0.264) (0.650:0.650:0.650))
    (IOPATH S X (0.398:0.398:0.398) (0.714:0.714:0.714))
    (IOPATH S X (0.267:0.267:0.267) (0.697:0.697:0.697))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_1\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.281:0.283:0.284) (0.724:0.724:0.724))
    (IOPATH S X (0.461:0.461:0.461) (0.795:0.795:0.795))
    (IOPATH S X (0.332:0.332:0.332) (0.776:0.776:0.776))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.736:0.736:0.736) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.430:-0.430:-0.430))
    (HOLD (negedge SCD) (posedge CLK) (-0.527:-0.527:-0.527))
    (SETUP (posedge SCD) (posedge CLK) (0.570:0.570:0.570))
    (SETUP (negedge SCD) (posedge CLK) (0.840:0.840:0.840))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.196:-0.197:-0.197))
    (HOLD (negedge D) (posedge CLK) (-0.388:-0.388:-0.388))
    (SETUP (posedge D) (posedge CLK) (0.280:0.281:0.281))
    (SETUP (negedge D) (posedge CLK) (0.663:0.663:0.664))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.714:0.714:0.714) (0.763:0.763:0.763))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.434:-0.434:-0.434))
    (HOLD (negedge SCD) (posedge CLK) (-0.530:-0.530:-0.530))
    (SETUP (posedge SCD) (posedge CLK) (0.574:0.574:0.574))
    (SETUP (negedge SCD) (posedge CLK) (0.843:0.843:0.843))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.195:-0.196:-0.197))
    (HOLD (negedge D) (posedge CLK) (-0.388:-0.388:-0.388))
    (SETUP (posedge D) (posedge CLK) (0.279:0.280:0.281))
    (SETUP (negedge D) (posedge CLK) (0.663:0.663:0.663))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.447:0.447:0.447) (0.826:0.826:0.826))
    (IOPATH A1 X (0.464:0.465:0.466) (0.884:0.884:0.884))
    (IOPATH S X (0.582:0.582:0.582) (0.923:0.923:0.923))
    (IOPATH S X (0.468:0.468:0.468) (0.891:0.891:0.891))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.279:0.279:0.279) (0.676:0.676:0.676))
    (IOPATH A1 X (0.299:0.299:0.299) (0.708:0.708:0.708))
    (IOPATH S X (0.440:0.440:0.440) (0.777:0.777:0.777))
    (IOPATH S X (0.317:0.317:0.317) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.250:0.250:0.250) (0.641:0.641:0.641))
    (IOPATH A1 X (0.263:0.263:0.263) (0.668:0.668:0.668))
    (IOPATH S X (0.416:0.416:0.416) (0.744:0.744:0.744))
    (IOPATH S X (0.293:0.293:0.293) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.259:0.259) (0.656:0.656:0.656))
    (IOPATH A1 X (0.268:0.268:0.268) (0.681:0.681:0.681))
    (IOPATH S X (0.431:0.431:0.431) (0.764:0.764:0.764))
    (IOPATH S X (0.307:0.307:0.307) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.274:0.274:0.274) (0.675:0.675:0.675))
    (IOPATH A1 X (0.281:0.281:0.281) (0.698:0.698:0.698))
    (IOPATH S X (0.444:0.444:0.444) (0.782:0.782:0.782))
    (IOPATH S X (0.321:0.321:0.321) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.277:0.277) (0.682:0.682:0.682))
    (IOPATH A1 X (0.292:0.292:0.292) (0.709:0.709:0.709))
    (IOPATH S X (0.454:0.454:0.454) (0.792:0.792:0.792))
    (IOPATH S X (0.330:0.330:0.330) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.259:0.259) (0.659:0.659:0.659))
    (IOPATH A1 X (0.269:0.269:0.269) (0.683:0.683:0.683))
    (IOPATH S X (0.432:0.432:0.432) (0.767:0.767:0.767))
    (IOPATH S X (0.309:0.309:0.309) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.252:0.252) (0.652:0.652:0.652))
    (IOPATH A1 X (0.264:0.264:0.264) (0.678:0.678:0.678))
    (IOPATH S X (0.430:0.430:0.430) (0.763:0.763:0.763))
    (IOPATH S X (0.307:0.307:0.307) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.239:0.239:0.239) (0.638:0.638:0.638))
    (IOPATH A1 X (0.249:0.249:0.249) (0.663:0.663:0.663))
    (IOPATH S X (0.421:0.421:0.421) (0.751:0.751:0.751))
    (IOPATH S X (0.297:0.297:0.297) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.243:0.244) (0.662:0.662:0.662))
    (IOPATH A1 X (0.257:0.258:0.260) (0.692:0.693:0.693))
    (IOPATH S X (0.427:0.427:0.427) (0.755:0.755:0.755))
    (IOPATH S X (0.298:0.298:0.298) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.260:0.262:0.263) (0.681:0.681:0.682))
    (IOPATH A1 X (0.260:0.262:0.263) (0.698:0.698:0.698))
    (IOPATH S X (0.433:0.433:0.433) (0.764:0.764:0.764))
    (IOPATH S X (0.305:0.305:0.305) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.508:0.508:0.508) (0.846:0.846:0.846))
    (IOPATH S X (0.379:0.379:0.379) (0.825:0.825:0.825))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.310:0.312:0.313) (0.737:0.737:0.737))
    (IOPATH A1 X (0.320:0.321:0.323) (0.762:0.762:0.762))
    (IOPATH S X (0.491:0.491:0.491) (0.829:0.829:0.829))
    (IOPATH S X (0.363:0.363:0.363) (0.808:0.808:0.808))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.462:0.462:0.462) (0.814:0.814:0.814))
    (IOPATH S X (0.350:0.350:0.350) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.337:0.337:0.337) (0.763:0.763:0.763))
    (IOPATH S X (0.449:0.449:0.449) (0.800:0.800:0.800))
    (IOPATH S X (0.338:0.338:0.338) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.280:0.280:0.280) (0.706:0.707:0.707))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.268:0.268:0.268) (0.263:0.263:0.263))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.239:0.240:0.241) (0.243:0.243:0.243))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.178:0.178:0.178) (0.200:0.200:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.298:0.298) (0.268:0.268:0.268))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.163:0.163:0.163) (0.185:0.185:0.185))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.161:0.163:0.164) (0.186:0.186:0.186))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.183:0.184:0.186) (0.203:0.203:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.353:0.353:0.353) (0.329:0.329:0.329))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.279:0.279:0.279) (0.257:0.257:0.257))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.236:0.237) (0.232:0.232:0.232))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.198:0.198:0.198) (0.205:0.205:0.205))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.219:0.219:0.219) (0.542:0.542:0.542))
    (IOPATH B X (0.203:0.203:0.203) (0.486:0.486:0.486))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.732:0.732:0.732) (0.817:0.817:0.817))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.139:0.139:0.139))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.676:0.676:0.676) (0.768:0.768:0.768))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.775:0.775:0.775))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.672:0.672:0.672) (0.764:0.764:0.764))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.671:0.671:0.671) (0.763:0.763:0.763))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.139:0.139:0.139))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.665:0.665:0.665) (0.758:0.758:0.758))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.788:0.788:0.788))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.693:0.693:0.693) (0.782:0.782:0.782))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.781:0.781:0.781))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.775:0.775:0.775))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.672:0.672:0.672) (0.764:0.764:0.764))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.704:0.704:0.704) (0.791:0.791:0.791))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.697:0.697:0.697) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.259:0.259) (0.664:0.664:0.664))
    (IOPATH A1 X (0.269:0.269:0.269) (0.688:0.688:0.688))
    (IOPATH S X (0.435:0.435:0.435) (0.765:0.765:0.765))
    (IOPATH S X (0.304:0.304:0.304) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.348:0.349:0.350) (0.789:0.789:0.789))
    (IOPATH S X (0.501:0.501:0.501) (0.837:0.837:0.837))
    (IOPATH S X (0.370:0.370:0.370) (0.821:0.821:0.821))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.273:0.273:0.273) (0.641:0.641:0.641))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.396:0.396:0.396) (0.713:0.713:0.713))
    (IOPATH S X (0.265:0.265:0.265) (0.699:0.699:0.699))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.249:0.250:0.251) (0.686:0.687:0.688))
    (IOPATH S X (0.425:0.425:0.425) (0.752:0.752:0.752))
    (IOPATH S X (0.295:0.295:0.295) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.803:0.803:0.803))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.732:0.732:0.732) (0.814:0.814:0.814))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.303:0.303:0.303))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.146:-0.146:-0.146))
    (HOLD (posedge D) (posedge CLK) (-0.079:-0.079:-0.079))
    (HOLD (negedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135))
    (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.146:-0.146:-0.146))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.687:0.687:0.687) (0.777:0.777:0.777))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.708:0.708:0.708) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.299:0.299) (0.704:0.704:0.704))
    (IOPATH A1 X (0.312:0.312:0.312) (0.716:0.716:0.716))
    (IOPATH S X (0.430:0.430:0.430) (0.756:0.756:0.756))
    (IOPATH S X (0.299:0.299:0.299) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.508:0.509:0.511) (0.666:0.667:0.667))
    (IOPATH S X (0.632:0.632:0.632) (0.762:0.762:0.762))
    (IOPATH S X (0.558:0.558:0.558) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.330:0.330:0.330) (0.696:0.696:0.696))
    (IOPATH A1 X (0.311:0.311:0.311) (0.721:0.721:0.721))
    (IOPATH S X (0.431:0.431:0.431) (0.760:0.760:0.760))
    (IOPATH S X (0.301:0.301:0.301) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.527:0.529:0.530) (0.680:0.680:0.680))
    (IOPATH S X (0.643:0.643:0.643) (0.768:0.768:0.768))
    (IOPATH S X (0.569:0.569:0.569) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.316:0.316:0.316) (0.710:0.710:0.710))
    (IOPATH A1 X (0.320:0.321:0.322) (0.746:0.746:0.746))
    (IOPATH S X (0.437:0.437:0.437) (0.767:0.767:0.767))
    (IOPATH S X (0.307:0.307:0.307) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.248:0.249:0.250) (0.676:0.676:0.676))
    (IOPATH S X (0.396:0.396:0.396) (0.714:0.714:0.714))
    (IOPATH S X (0.265:0.265:0.265) (0.701:0.701:0.701))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.314:0.314:0.314) (0.704:0.704:0.704))
    (IOPATH A1 X (0.334:0.334:0.334) (0.717:0.717:0.717))
    (IOPATH S X (0.432:0.432:0.432) (0.761:0.761:0.761))
    (IOPATH S X (0.302:0.302:0.302) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_2\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.242:0.243:0.244) (0.670:0.671:0.671))
    (IOPATH S X (0.401:0.401:0.401) (0.719:0.719:0.719))
    (IOPATH S X (0.270:0.270:0.270) (0.704:0.704:0.704))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.693:0.693:0.693) (0.745:0.745:0.745))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.428:-0.428:-0.428))
    (HOLD (negedge SCD) (posedge CLK) (-0.525:-0.525:-0.525))
    (SETUP (posedge SCD) (posedge CLK) (0.568:0.568:0.568))
    (SETUP (negedge SCD) (posedge CLK) (0.838:0.838:0.838))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.198:-0.199:-0.200))
    (HOLD (negedge D) (posedge CLK) (-0.391:-0.391:-0.391))
    (SETUP (posedge D) (posedge CLK) (0.283:0.283:0.284))
    (SETUP (negedge D) (posedge CLK) (0.667:0.667:0.667))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.704:0.704:0.704) (0.755:0.755:0.755))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.422:-0.422:-0.422))
    (HOLD (negedge SCD) (posedge CLK) (-0.519:-0.519:-0.519))
    (SETUP (posedge SCD) (posedge CLK) (0.562:0.562:0.562))
    (SETUP (negedge SCD) (posedge CLK) (0.831:0.831:0.831))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.199:-0.200:-0.201))
    (HOLD (negedge D) (posedge CLK) (-0.392:-0.392:-0.392))
    (SETUP (posedge D) (posedge CLK) (0.283:0.284:0.285))
    (SETUP (negedge D) (posedge CLK) (0.668:0.668:0.668))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.359:0.359:0.359) (0.764:0.764:0.764))
    (IOPATH A1 X (0.455:0.456:0.456) (0.867:0.867:0.867))
    (IOPATH S X (0.505:0.505:0.505) (0.854:0.854:0.854))
    (IOPATH S X (0.388:0.388:0.388) (0.829:0.829:0.829))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.230:0.230) (0.624:0.624:0.624))
    (IOPATH A1 X (0.240:0.240:0.240) (0.648:0.648:0.648))
    (IOPATH S X (0.406:0.406:0.406) (0.731:0.731:0.731))
    (IOPATH S X (0.283:0.283:0.283) (0.704:0.704:0.704))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.237:0.237:0.237) (0.633:0.633:0.633))
    (IOPATH A1 X (0.248:0.248:0.248) (0.657:0.657:0.657))
    (IOPATH S X (0.411:0.411:0.411) (0.738:0.738:0.738))
    (IOPATH S X (0.287:0.287:0.287) (0.711:0.711:0.711))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.260:0.260:0.260) (0.654:0.654:0.654))
    (IOPATH A1 X (0.254:0.254:0.254) (0.670:0.670:0.670))
    (IOPATH S X (0.424:0.424:0.424) (0.755:0.755:0.755))
    (IOPATH S X (0.300:0.300:0.300) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.248:0.248) (0.639:0.639:0.639))
    (IOPATH A1 X (0.246:0.246:0.246) (0.657:0.657:0.657))
    (IOPATH S X (0.412:0.412:0.412) (0.739:0.739:0.739))
    (IOPATH S X (0.288:0.288:0.288) (0.712:0.712:0.712))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.261:0.261) (0.659:0.659:0.659))
    (IOPATH A1 X (0.268:0.268:0.268) (0.682:0.682:0.682))
    (IOPATH S X (0.428:0.428:0.428) (0.761:0.761:0.761))
    (IOPATH S X (0.304:0.304:0.304) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.261:0.261) (0.660:0.660:0.660))
    (IOPATH A1 X (0.271:0.271:0.271) (0.685:0.685:0.685))
    (IOPATH S X (0.429:0.429:0.429) (0.763:0.763:0.763))
    (IOPATH S X (0.305:0.305:0.305) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.256:0.256:0.256) (0.652:0.652:0.652))
    (IOPATH A1 X (0.264:0.264:0.264) (0.675:0.675:0.675))
    (IOPATH S X (0.423:0.423:0.423) (0.754:0.754:0.754))
    (IOPATH S X (0.300:0.300:0.300) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.264:0.264:0.264) (0.657:0.657:0.657))
    (IOPATH A1 X (0.261:0.261:0.261) (0.673:0.673:0.673))
    (IOPATH S X (0.421:0.421:0.421) (0.752:0.752:0.752))
    (IOPATH S X (0.298:0.298:0.298) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.224:0.225:0.226) (0.640:0.640:0.640))
    (IOPATH A1 X (0.227:0.228:0.230) (0.659:0.659:0.659))
    (IOPATH S X (0.426:0.426:0.426) (0.748:0.748:0.748))
    (IOPATH S X (0.297:0.297:0.297) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.226:0.227:0.229) (0.643:0.643:0.644))
    (IOPATH A1 X (0.237:0.238:0.239) (0.668:0.668:0.668))
    (IOPATH S X (0.429:0.429:0.429) (0.752:0.752:0.752))
    (IOPATH S X (0.299:0.299:0.299) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.487:0.487:0.487) (0.822:0.822:0.822))
    (IOPATH S X (0.358:0.358:0.358) (0.798:0.798:0.798))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.280:0.281:0.282) (0.704:0.704:0.704))
    (IOPATH A1 X (0.287:0.288:0.289) (0.728:0.728:0.728))
    (IOPATH S X (0.476:0.476:0.476) (0.810:0.810:0.810))
    (IOPATH S X (0.347:0.347:0.347) (0.786:0.786:0.786))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.461:0.461:0.461) (0.816:0.816:0.816))
    (IOPATH S X (0.353:0.353:0.353) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.290:0.290) (0.719:0.719:0.719))
    (IOPATH S X (0.434:0.434:0.434) (0.786:0.786:0.786))
    (IOPATH S X (0.326:0.326:0.326) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.256:0.256:0.256) (0.679:0.679:0.679))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.219:0.219:0.219) (0.227:0.227:0.227))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.185:0.186:0.187) (0.204:0.204:0.205))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.177:0.177:0.177) (0.199:0.199:0.200))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.226:0.226:0.226) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.149:0.149:0.149) (0.174:0.174:0.174))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.149:0.150:0.151) (0.176:0.176:0.177))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.143:0.144:0.145) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.377:0.377:0.377) (0.341:0.341:0.341))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.357:0.357:0.357) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.264:0.265:0.267) (0.252:0.252:0.252))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.188:0.188:0.188) (0.198:0.198:0.198))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.207:0.207:0.207) (0.532:0.532:0.532))
    (IOPATH B X (0.203:0.203:0.203) (0.482:0.482:0.482))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.675:0.675:0.675) (0.766:0.766:0.766))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.788:0.788:0.788))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.285:0.285:0.285))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.688:0.688:0.688) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.782:0.782:0.782))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.285:0.285:0.285))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.711:0.711:0.711) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.688:0.688:0.688) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.663:0.663:0.663) (0.756:0.756:0.756))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.771:0.771:0.771))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.141:-0.141:-0.141))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.285:0.285:0.285))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.772:0.772:0.772))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075))
    (HOLD (negedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131))
    (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.674:0.674:0.674) (0.767:0.767:0.767))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.139:0.139:0.139))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (SETUP (posedge D) (posedge CLK) (0.137:0.137:0.137))
    (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.675:0.675:0.675) (0.766:0.766:0.766))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CLK) (0.281:0.281:0.281))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.077:-0.077:-0.077))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133))
    (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.781:0.781:0.781))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.725:0.725:0.725) (0.810:0.810:0.810))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.715:0.715:0.715) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.146:-0.146:-0.146))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.236:0.236:0.236) (0.633:0.633:0.633))
    (IOPATH A1 X (0.239:0.239:0.239) (0.655:0.655:0.655))
    (IOPATH S X (0.408:0.408:0.408) (0.730:0.730:0.730))
    (IOPATH S X (0.277:0.277:0.277) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.280:0.281:0.282) (0.719:0.719:0.719))
    (IOPATH S X (0.452:0.452:0.452) (0.782:0.782:0.782))
    (IOPATH S X (0.321:0.321:0.321) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.294:0.294:0.294) (0.673:0.673:0.673))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.428:0.428:0.428) (0.757:0.757:0.757))
    (IOPATH S X (0.298:0.298:0.298) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.264:0.265:0.266) (0.701:0.701:0.702))
    (IOPATH S X (0.420:0.420:0.420) (0.747:0.747:0.747))
    (IOPATH S X (0.289:0.289:0.289) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.713:0.713:0.713) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.810:0.810:0.810))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.706:0.706:0.706) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.739:0.739:0.739) (0.818:0.818:0.818))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.926:0.926:0.926))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.926:0.926:0.926))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.770:0.770:0.770))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.925:0.925:0.925))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.685:0.685:0.685) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.287:0.288:0.289) (0.704:0.704:0.705))
    (IOPATH A1 X (0.310:0.310:0.310) (0.723:0.723:0.723))
    (IOPATH S X (0.445:0.445:0.445) (0.774:0.774:0.774))
    (IOPATH S X (0.314:0.314:0.314) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.540:0.541:0.542) (0.688:0.688:0.688))
    (IOPATH S X (0.653:0.653:0.653) (0.776:0.776:0.776))
    (IOPATH S X (0.579:0.579:0.579) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.321:0.321:0.321) (0.702:0.702:0.702))
    (IOPATH A1 X (0.333:0.333:0.333) (0.743:0.743:0.743))
    (IOPATH S X (0.459:0.459:0.459) (0.786:0.786:0.786))
    (IOPATH S X (0.328:0.328:0.328) (0.770:0.770:0.770))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_8")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.443:0.444:0.445) (0.715:0.715:0.715))
    (IOPATH S X (0.615:0.615:0.615) (0.847:0.847:0.847))
    (IOPATH S X (0.471:0.471:0.471) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.290:0.290:0.290) (0.682:0.682:0.682))
    (IOPATH A1 X (0.269:0.270:0.271) (0.700:0.700:0.700))
    (IOPATH S X (0.412:0.412:0.412) (0.737:0.737:0.737))
    (IOPATH S X (0.281:0.281:0.281) (0.723:0.723:0.723))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.248:0.250:0.251) (0.683:0.683:0.683))
    (IOPATH S X (0.405:0.405:0.405) (0.727:0.727:0.727))
    (IOPATH S X (0.274:0.274:0.274) (0.714:0.714:0.714))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.285:0.285:0.285) (0.681:0.681:0.681))
    (IOPATH A1 X (0.290:0.290:0.290) (0.688:0.688:0.688))
    (IOPATH S X (0.417:0.417:0.417) (0.745:0.745:0.745))
    (IOPATH S X (0.287:0.287:0.287) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_3\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.253:0.254:0.255) (0.688:0.688:0.688))
    (IOPATH S X (0.408:0.408:0.408) (0.732:0.732:0.732))
    (IOPATH S X (0.277:0.277:0.277) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.693:0.693:0.693) (0.745:0.745:0.745))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.536:-0.536:-0.536))
    (HOLD (negedge SCE) (posedge CLK) (-0.463:-0.463:-0.463))
    (SETUP (posedge SCE) (posedge CLK) (0.584:0.584:0.584))
    (SETUP (negedge SCE) (posedge CLK) (0.739:0.739:0.739))
    (HOLD (posedge SCD) (posedge CLK) (-0.425:-0.425:-0.425))
    (HOLD (negedge SCD) (posedge CLK) (-0.522:-0.522:-0.522))
    (SETUP (posedge SCD) (posedge CLK) (0.565:0.565:0.565))
    (SETUP (negedge SCD) (posedge CLK) (0.835:0.835:0.835))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.710:0.710:0.710))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.323:-0.323:-0.323))
    (HOLD (posedge D) (posedge CLK) (-0.194:-0.195:-0.196))
    (HOLD (negedge D) (posedge CLK) (-0.387:-0.387:-0.387))
    (SETUP (posedge D) (posedge CLK) (0.278:0.279:0.280))
    (SETUP (negedge D) (posedge CLK) (0.662:0.662:0.662))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.688:0.688:0.688) (0.739:0.739:0.739))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.539:-0.539:-0.539))
    (HOLD (negedge SCE) (posedge CLK) (-0.467:-0.467:-0.467))
    (SETUP (posedge SCE) (posedge CLK) (0.587:0.587:0.587))
    (SETUP (negedge SCE) (posedge CLK) (0.744:0.744:0.744))
    (HOLD (posedge SCD) (posedge CLK) (-0.424:-0.424:-0.424))
    (HOLD (negedge SCD) (posedge CLK) (-0.522:-0.522:-0.522))
    (SETUP (posedge SCD) (posedge CLK) (0.565:0.565:0.565))
    (SETUP (negedge SCD) (posedge CLK) (0.836:0.836:0.836))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.704:0.704:0.704))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.317:-0.317:-0.317))
    (HOLD (posedge D) (posedge CLK) (-0.200:-0.201:-0.202))
    (HOLD (negedge D) (posedge CLK) (-0.394:-0.395:-0.395))
    (SETUP (posedge D) (posedge CLK) (0.285:0.286:0.286))
    (SETUP (negedge D) (posedge CLK) (0.671:0.671:0.671))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.401:0.402:0.402) (0.823:0.823:0.824))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.236:0.236:0.236) (0.626:0.626:0.626))
    (IOPATH A1 X (0.237:0.237:0.237) (0.645:0.645:0.645))
    (IOPATH S X (0.441:0.441:0.441) (0.760:0.760:0.760))
    (IOPATH S X (0.316:0.316:0.316) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.246:0.246:0.246) (0.642:0.642:0.642))
    (IOPATH A1 X (0.251:0.251:0.251) (0.664:0.664:0.664))
    (IOPATH S X (0.452:0.452:0.452) (0.776:0.776:0.776))
    (IOPATH S X (0.327:0.327:0.327) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.251:0.251:0.251) (0.645:0.645:0.645))
    (IOPATH A1 X (0.253:0.253:0.253) (0.664:0.664:0.664))
    (IOPATH S X (0.452:0.452:0.452) (0.775:0.775:0.775))
    (IOPATH S X (0.327:0.327:0.327) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.252:0.252) (0.651:0.651:0.651))
    (IOPATH A1 X (0.257:0.257:0.257) (0.673:0.673:0.673))
    (IOPATH S X (0.460:0.460:0.460) (0.787:0.787:0.787))
    (IOPATH S X (0.335:0.335:0.335) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.267:0.267:0.267) (0.671:0.671:0.671))
    (IOPATH A1 X (0.273:0.273:0.273) (0.693:0.693:0.693))
    (IOPATH S X (0.476:0.476:0.476) (0.807:0.807:0.807))
    (IOPATH S X (0.351:0.351:0.351) (0.780:0.780:0.780))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.244:0.244) (0.639:0.639:0.639))
    (IOPATH A1 X (0.250:0.250:0.250) (0.661:0.661:0.661))
    (IOPATH S X (0.449:0.449:0.449) (0.772:0.772:0.772))
    (IOPATH S X (0.324:0.324:0.324) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.258:0.258) (0.657:0.657:0.657))
    (IOPATH A1 X (0.272:0.272:0.272) (0.685:0.685:0.685))
    (IOPATH S X (0.464:0.464:0.464) (0.792:0.792:0.792))
    (IOPATH S X (0.339:0.339:0.339) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.245:0.245:0.245) (0.636:0.636:0.636))
    (IOPATH A1 X (0.245:0.245:0.245) (0.654:0.654:0.654))
    (IOPATH S X (0.444:0.444:0.444) (0.765:0.765:0.765))
    (IOPATH S X (0.319:0.319:0.319) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.468:0.468:0.468) (0.783:0.783:0.783))
    (IOPATH S X (0.334:0.334:0.334) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.233:0.235:0.236) (0.649:0.649:0.650))
    (IOPATH A1 X (0.236:0.237:0.239) (0.668:0.668:0.669))
    (IOPATH S X (0.465:0.465:0.465) (0.779:0.779:0.779))
    (IOPATH S X (0.331:0.331:0.331) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.278:0.279) (0.701:0.701:0.701))
    (IOPATH A1 X (0.294:0.295:0.296) (0.732:0.732:0.732))
    (IOPATH S X (0.510:0.510:0.510) (0.834:0.834:0.834))
    (IOPATH S X (0.376:0.376:0.376) (0.814:0.814:0.814))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.263:0.265:0.266) (0.687:0.687:0.687))
    (IOPATH A1 X (0.276:0.278:0.279) (0.714:0.715:0.715))
    (IOPATH S X (0.498:0.498:0.498) (0.821:0.821:0.821))
    (IOPATH S X (0.364:0.364:0.364) (0.801:0.801:0.801))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.265:0.265:0.265) (0.683:0.683:0.683))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.436:0.436:0.436) (0.788:0.788:0.788))
    (IOPATH S X (0.327:0.327:0.327) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.249:0.249:0.249) (0.675:0.675:0.675))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.204:0.205:0.206) (0.216:0.216:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.171:0.172:0.173) (0.194:0.194:0.195))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.160:0.160:0.160) (0.184:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.228:0.228:0.228) (0.232:0.232:0.233))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.146:0.146:0.146) (0.173:0.173:0.173))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.152:0.152:0.152) (0.177:0.178:0.178))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.160:0.161:0.163) (0.183:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.477:0.477:0.477) (0.412:0.412:0.412))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.425:0.425:0.425) (0.365:0.365:0.365))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.255:0.256:0.257) (0.244:0.244:0.244))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.178:0.178:0.178) (0.191:0.191:0.191))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.211:0.211:0.211) (0.526:0.526:0.526))
    (IOPATH B X (0.223:0.223:0.223) (0.482:0.482:0.482))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.668:0.668:0.668) (0.761:0.761:0.761))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.773:0.773:0.773))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.773:0.773:0.773))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.678:0.678:0.678) (0.769:0.769:0.769))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.770:0.770:0.770))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.679:0.679:0.679) (0.769:0.769:0.769))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.141:-0.141:-0.141))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.683:0.683:0.683) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073))
    (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129))
    (SETUP (negedge D) (posedge CLK) (0.271:0.271:0.271))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.934:0.934:0.934))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.677:0.677:0.677) (0.768:0.768:0.768))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133))
    (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.668:0.668:0.668) (0.760:0.760:0.760))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.669:0.669:0.669) (0.761:0.761:0.761))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.671:0.671:0.671) (0.763:0.763:0.763))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.667:0.667:0.667) (0.759:0.759:0.759))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.142:-0.142:-0.142))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.142:-0.142:-0.142))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.773:0.773:0.773))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.221:0.221:0.221) (0.618:0.618:0.618))
    (IOPATH A1 X (0.227:0.227:0.227) (0.640:0.640:0.640))
    (IOPATH S X (0.397:0.397:0.397) (0.717:0.717:0.717))
    (IOPATH S X (0.268:0.268:0.268) (0.701:0.701:0.701))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.265:0.266:0.267) (0.705:0.705:0.705))
    (IOPATH S X (0.434:0.434:0.434) (0.763:0.763:0.763))
    (IOPATH S X (0.304:0.304:0.304) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.259:0.259) (0.644:0.644:0.644))
    (IOPATH A1 X (0.304:0.305:0.305) (0.716:0.716:0.717))
    (IOPATH S X (0.412:0.412:0.412) (0.735:0.735:0.735))
    (IOPATH S X (0.282:0.282:0.282) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.246:0.247:0.248) (0.679:0.680:0.680))
    (IOPATH S X (0.405:0.405:0.405) (0.728:0.728:0.728))
    (IOPATH S X (0.276:0.276:0.276) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.697:0.697:0.697) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.801:0.801:0.801))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075))
    (HOLD (negedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131))
    (SETUP (negedge D) (posedge CLK) (0.273:0.273:0.273))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.719:0.719:0.719) (0.803:0.803:0.803))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.697:0.697:0.697) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.142:-0.142:-0.142))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.142:-0.142:-0.142))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.270:0.272) (0.688:0.688:0.688))
    (IOPATH A1 X (0.298:0.298:0.298) (0.710:0.710:0.710))
    (IOPATH S X (0.428:0.428:0.428) (0.756:0.756:0.756))
    (IOPATH S X (0.298:0.298:0.298) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.509:0.510:0.511) (0.667:0.668:0.668))
    (IOPATH S X (0.623:0.623:0.623) (0.753:0.753:0.753))
    (IOPATH S X (0.548:0.548:0.548) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.287:0.287:0.287) (0.669:0.669:0.669))
    (IOPATH A1 X (0.296:0.296:0.296) (0.708:0.708:0.708))
    (IOPATH S X (0.420:0.420:0.420) (0.746:0.746:0.746))
    (IOPATH S X (0.289:0.289:0.289) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.487:0.488:0.489) (0.652:0.652:0.653))
    (IOPATH S X (0.606:0.606:0.606) (0.743:0.743:0.743))
    (IOPATH S X (0.532:0.532:0.532) (0.720:0.720:0.720))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.272:0.272:0.272) (0.661:0.661:0.661))
    (IOPATH A1 X (0.249:0.251:0.252) (0.679:0.679:0.679))
    (IOPATH S X (0.404:0.404:0.404) (0.724:0.724:0.724))
    (IOPATH S X (0.273:0.273:0.273) (0.709:0.709:0.709))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.227:0.229:0.230) (0.658:0.658:0.658))
    (IOPATH S X (0.395:0.395:0.395) (0.713:0.713:0.713))
    (IOPATH S X (0.265:0.265:0.265) (0.698:0.698:0.698))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.276:0.276:0.276) (0.669:0.669:0.669))
    (IOPATH A1 X (0.280:0.280:0.280) (0.676:0.676:0.676))
    (IOPATH S X (0.407:0.407:0.407) (0.730:0.730:0.730))
    (IOPATH S X (0.276:0.276:0.276) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_4\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.244:0.245:0.246) (0.677:0.677:0.677))
    (IOPATH S X (0.403:0.403:0.403) (0.724:0.724:0.724))
    (IOPATH S X (0.272:0.272:0.272) (0.711:0.711:0.711))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.744:0.744:0.744))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.539:-0.539:-0.539))
    (HOLD (negedge SCE) (posedge CLK) (-0.467:-0.467:-0.467))
    (SETUP (posedge SCE) (posedge CLK) (0.587:0.587:0.587))
    (SETUP (negedge SCE) (posedge CLK) (0.744:0.744:0.744))
    (HOLD (posedge SCD) (posedge CLK) (-0.425:-0.425:-0.425))
    (HOLD (negedge SCD) (posedge CLK) (-0.524:-0.524:-0.524))
    (SETUP (posedge SCD) (posedge CLK) (0.566:0.566:0.566))
    (SETUP (negedge SCD) (posedge CLK) (0.838:0.838:0.838))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.704:0.704:0.704))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.317:-0.317:-0.317))
    (HOLD (posedge D) (posedge CLK) (-0.203:-0.204:-0.205))
    (HOLD (negedge D) (posedge CLK) (-0.398:-0.398:-0.399))
    (SETUP (posedge D) (posedge CLK) (0.288:0.289:0.290))
    (SETUP (negedge D) (posedge CLK) (0.675:0.675:0.675))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.737:0.737:0.737))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.539:-0.539:-0.539))
    (HOLD (negedge SCE) (posedge CLK) (-0.467:-0.467:-0.467))
    (SETUP (posedge SCE) (posedge CLK) (0.587:0.587:0.587))
    (SETUP (negedge SCE) (posedge CLK) (0.744:0.744:0.744))
    (HOLD (posedge SCD) (posedge CLK) (-0.427:-0.427:-0.427))
    (HOLD (negedge SCD) (posedge CLK) (-0.525:-0.525:-0.525))
    (SETUP (posedge SCD) (posedge CLK) (0.568:0.568:0.568))
    (SETUP (negedge SCD) (posedge CLK) (0.840:0.840:0.840))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.704:0.704:0.704))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.317:-0.317:-0.317))
    (HOLD (posedge D) (posedge CLK) (-0.200:-0.201:-0.202))
    (HOLD (negedge D) (posedge CLK) (-0.394:-0.394:-0.394))
    (SETUP (posedge D) (posedge CLK) (0.284:0.285:0.286))
    (SETUP (negedge D) (posedge CLK) (0.671:0.671:0.671))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.406:0.406:0.406) (0.836:0.836:0.836))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.250:0.250:0.250) (0.649:0.649:0.649))
    (IOPATH A1 X (0.260:0.260:0.260) (0.674:0.674:0.674))
    (IOPATH S X (0.463:0.463:0.463) (0.789:0.789:0.789))
    (IOPATH S X (0.338:0.338:0.338) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.241:0.241) (0.635:0.635:0.635))
    (IOPATH A1 X (0.243:0.243:0.243) (0.655:0.655:0.655))
    (IOPATH S X (0.451:0.451:0.451) (0.772:0.772:0.772))
    (IOPATH S X (0.326:0.326:0.326) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.266:0.266:0.266) (0.667:0.667:0.667))
    (IOPATH A1 X (0.268:0.268:0.268) (0.686:0.686:0.686))
    (IOPATH S X (0.474:0.474:0.474) (0.802:0.802:0.802))
    (IOPATH S X (0.348:0.348:0.348) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.245:0.245:0.245) (0.642:0.642:0.642))
    (IOPATH A1 X (0.249:0.249:0.249) (0.663:0.663:0.663))
    (IOPATH S X (0.456:0.456:0.456) (0.779:0.779:0.779))
    (IOPATH S X (0.331:0.331:0.331) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.260:0.260:0.260) (0.655:0.655:0.655))
    (IOPATH A1 X (0.260:0.260:0.260) (0.673:0.673:0.673))
    (IOPATH S X (0.463:0.463:0.463) (0.788:0.788:0.788))
    (IOPATH S X (0.338:0.338:0.338) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.269:0.269:0.269) (0.664:0.664:0.664))
    (IOPATH A1 X (0.270:0.270:0.270) (0.683:0.683:0.683))
    (IOPATH S X (0.466:0.466:0.466) (0.793:0.793:0.793))
    (IOPATH S X (0.341:0.341:0.341) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.240:0.240:0.240) (0.631:0.631:0.631))
    (IOPATH A1 X (0.242:0.242:0.242) (0.650:0.650:0.650))
    (IOPATH S X (0.446:0.446:0.446) (0.765:0.765:0.765))
    (IOPATH S X (0.321:0.321:0.321) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.241:0.241:0.241) (0.632:0.632:0.632))
    (IOPATH A1 X (0.247:0.247:0.247) (0.654:0.654:0.654))
    (IOPATH S X (0.447:0.447:0.447) (0.766:0.766:0.766))
    (IOPATH S X (0.321:0.321:0.321) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.238:0.239:0.240) (0.658:0.658:0.658))
    (IOPATH A1 X (0.249:0.250:0.251) (0.683:0.683:0.684))
    (IOPATH S X (0.433:0.433:0.433) (0.761:0.761:0.761))
    (IOPATH S X (0.304:0.304:0.304) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.224:0.226:0.227) (0.639:0.640:0.640))
    (IOPATH A1 X (0.237:0.239:0.240) (0.667:0.667:0.668))
    (IOPATH S X (0.419:0.419:0.419) (0.741:0.741:0.741))
    (IOPATH S X (0.290:0.290:0.290) (0.718:0.718:0.718))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.293:0.294:0.296) (0.717:0.717:0.717))
    (IOPATH A1 X (0.298:0.299:0.301) (0.738:0.738:0.738))
    (IOPATH S X (0.481:0.481:0.481) (0.815:0.815:0.815))
    (IOPATH S X (0.352:0.352:0.352) (0.792:0.792:0.792))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.262) (0.684:0.684:0.684))
    (IOPATH A1 X (0.265:0.267:0.269) (0.706:0.706:0.706))
    (IOPATH S X (0.455:0.455:0.455) (0.787:0.787:0.787))
    (IOPATH S X (0.326:0.326:0.326) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.296:0.296:0.296) (0.697:0.697:0.697))
    (IOPATH A1 X (0.297:0.297:0.297) (0.718:0.718:0.718))
    (IOPATH S X (0.461:0.461:0.461) (0.814:0.814:0.814))
    (IOPATH S X (0.350:0.350:0.350) (0.777:0.777:0.777))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.446:0.446:0.446) (0.797:0.797:0.797))
    (IOPATH S X (0.335:0.335:0.335) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.407:0.407:0.407) (0.750:0.750:0.750))
    (IOPATH S X (0.292:0.292:0.292) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.217:0.218:0.219) (0.226:0.226:0.226))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.165:0.166:0.167) (0.190:0.190:0.190))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.198:0.199:0.200) (0.214:0.215:0.215))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.221:0.221:0.221) (0.227:0.227:0.227))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.176:0.176:0.176) (0.197:0.197:0.198))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.156:0.157:0.159) (0.181:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.159:0.160:0.162) (0.183:0.183:0.183))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.501:0.501:0.501) (0.428:0.428:0.428))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.321:0.321:0.321) (0.286:0.286:0.286))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.247:0.248:0.249) (0.242:0.242:0.242))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.220:0.220:0.220) (0.220:0.220:0.220))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.248:0.248:0.248) (0.566:0.566:0.566))
    (IOPATH B X (0.272:0.272:0.272) (0.529:0.529:0.529))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.771:0.771:0.771))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.700:0.700:0.700) (0.789:0.789:0.789))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.798:0.798:0.798))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.149:-0.149:-0.149))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.685:0.685:0.685) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.149:-0.149:-0.149))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.287:0.287:0.287))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.729:0.729:0.729) (0.814:0.814:0.814))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.138:0.138:0.138))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.671:0.671:0.671) (0.763:0.763:0.763))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.672:0.672:0.672) (0.764:0.764:0.764))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.770:0.770:0.770))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.930:0.930:0.930))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.678:0.678:0.678) (0.770:0.770:0.770))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075))
    (HOLD (negedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131))
    (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.687:0.687:0.687) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.139:0.139:0.139))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.672:0.672:0.672) (0.763:0.763:0.763))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.681:0.681:0.681) (0.773:0.773:0.773))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.139:0.139:0.139))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.775:0.775:0.775))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.794:0.794:0.794))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.703:0.703:0.703) (0.790:0.790:0.790))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.693:0.693:0.693) (0.782:0.782:0.782))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.246:0.246:0.246) (0.654:0.654:0.654))
    (IOPATH S X (0.405:0.405:0.405) (0.725:0.725:0.725))
    (IOPATH S X (0.274:0.274:0.274) (0.711:0.711:0.711))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.278:0.280:0.281) (0.717:0.717:0.718))
    (IOPATH S X (0.445:0.445:0.445) (0.774:0.774:0.774))
    (IOPATH S X (0.314:0.314:0.314) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.250:0.250:0.250) (0.656:0.656:0.656))
    (IOPATH A1 X (0.305:0.305:0.305) (0.726:0.726:0.726))
    (IOPATH S X (0.420:0.420:0.420) (0.746:0.746:0.746))
    (IOPATH S X (0.289:0.289:0.289) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.270:0.272:0.273) (0.709:0.709:0.709))
    (IOPATH S X (0.426:0.426:0.426) (0.754:0.754:0.754))
    (IOPATH S X (0.295:0.295:0.295) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.720:0.720:0.720) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.723:0.723:0.723) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.156:0.156:0.156))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.681:0.681:0.681) (0.771:0.771:0.771))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.715:0.715:0.715) (0.801:0.801:0.801))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.143:-0.143:-0.143))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.271:0.272) (0.686:0.686:0.686))
    (IOPATH A1 X (0.298:0.298:0.298) (0.708:0.708:0.708))
    (IOPATH S X (0.422:0.422:0.422) (0.749:0.749:0.749))
    (IOPATH S X (0.291:0.291:0.291) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.468:0.469:0.471) (0.640:0.640:0.640))
    (IOPATH S X (0.589:0.589:0.589) (0.731:0.731:0.731))
    (IOPATH S X (0.515:0.515:0.515) (0.708:0.708:0.708))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.262:0.262:0.262) (0.643:0.643:0.643))
    (IOPATH A1 X (0.279:0.279:0.279) (0.685:0.685:0.685))
    (IOPATH S X (0.407:0.407:0.407) (0.728:0.728:0.728))
    (IOPATH S X (0.277:0.277:0.277) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.494:0.496:0.497) (0.656:0.656:0.656))
    (IOPATH S X (0.621:0.621:0.621) (0.754:0.754:0.754))
    (IOPATH S X (0.547:0.547:0.547) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.284:0.284:0.284) (0.678:0.678:0.678))
    (IOPATH A1 X (0.270:0.271:0.272) (0.702:0.702:0.702))
    (IOPATH S X (0.415:0.415:0.415) (0.740:0.740:0.740))
    (IOPATH S X (0.284:0.284:0.284) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.258:0.259:0.261) (0.695:0.695:0.695))
    (IOPATH S X (0.411:0.411:0.411) (0.736:0.736:0.736))
    (IOPATH S X (0.280:0.280:0.280) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.265:0.265:0.265) (0.653:0.653:0.653))
    (IOPATH A1 X (0.256:0.256:0.256) (0.651:0.651:0.651))
    (IOPATH S X (0.395:0.395:0.395) (0.712:0.712:0.712))
    (IOPATH S X (0.264:0.264:0.264) (0.699:0.699:0.699))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_5\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.237:0.239:0.240) (0.673:0.673:0.673))
    (IOPATH S X (0.413:0.413:0.413) (0.736:0.736:0.736))
    (IOPATH S X (0.283:0.283:0.283) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.741:0.741:0.741))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.539:-0.539:-0.539))
    (HOLD (negedge SCE) (posedge CLK) (-0.467:-0.467:-0.467))
    (SETUP (posedge SCE) (posedge CLK) (0.587:0.587:0.587))
    (SETUP (negedge SCE) (posedge CLK) (0.744:0.744:0.744))
    (HOLD (posedge SCD) (posedge CLK) (-0.425:-0.425:-0.425))
    (HOLD (negedge SCD) (posedge CLK) (-0.523:-0.523:-0.523))
    (SETUP (posedge SCD) (posedge CLK) (0.565:0.565:0.565))
    (SETUP (negedge SCD) (posedge CLK) (0.837:0.837:0.837))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.704:0.704:0.704))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.317:-0.317:-0.317))
    (HOLD (posedge D) (posedge CLK) (-0.201:-0.202:-0.203))
    (HOLD (negedge D) (posedge CLK) (-0.396:-0.396:-0.396))
    (SETUP (posedge D) (posedge CLK) (0.286:0.287:0.288))
    (SETUP (negedge D) (posedge CLK) (0.672:0.672:0.673))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.741:0.741:0.741))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.539:-0.539:-0.539))
    (HOLD (negedge SCE) (posedge CLK) (-0.467:-0.467:-0.467))
    (SETUP (posedge SCE) (posedge CLK) (0.587:0.587:0.587))
    (SETUP (negedge SCE) (posedge CLK) (0.744:0.744:0.744))
    (HOLD (posedge SCD) (posedge CLK) (-0.426:-0.426:-0.426))
    (HOLD (negedge SCD) (posedge CLK) (-0.524:-0.524:-0.524))
    (SETUP (posedge SCD) (posedge CLK) (0.567:0.567:0.567))
    (SETUP (negedge SCD) (posedge CLK) (0.838:0.838:0.838))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.704:0.704:0.704))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.317:-0.317:-0.317))
    (HOLD (posedge D) (posedge CLK) (-0.204:-0.205:-0.206))
    (HOLD (negedge D) (posedge CLK) (-0.399:-0.399:-0.400))
    (SETUP (posedge D) (posedge CLK) (0.289:0.290:0.290))
    (SETUP (negedge D) (posedge CLK) (0.676:0.676:0.676))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.390:0.390:0.390) (0.813:0.813:0.813))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.249:0.249:0.249) (0.644:0.644:0.644))
    (IOPATH A1 X (0.251:0.251:0.251) (0.663:0.663:0.663))
    (IOPATH S X (0.427:0.427:0.427) (0.757:0.757:0.757))
    (IOPATH S X (0.303:0.303:0.303) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.249:0.249:0.249) (0.639:0.639:0.639))
    (IOPATH A1 X (0.252:0.252:0.252) (0.659:0.659:0.659))
    (IOPATH S X (0.418:0.418:0.418) (0.745:0.745:0.745))
    (IOPATH S X (0.295:0.295:0.295) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.258:0.258) (0.651:0.651:0.651))
    (IOPATH A1 X (0.268:0.268:0.268) (0.676:0.676:0.676))
    (IOPATH S X (0.429:0.429:0.429) (0.760:0.760:0.760))
    (IOPATH S X (0.306:0.306:0.306) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.257:0.257:0.257) (0.655:0.655:0.655))
    (IOPATH A1 X (0.265:0.265:0.265) (0.678:0.678:0.678))
    (IOPATH S X (0.434:0.434:0.434) (0.768:0.768:0.768))
    (IOPATH S X (0.311:0.311:0.311) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.252:0.252) (0.643:0.643:0.643))
    (IOPATH A1 X (0.249:0.249:0.249) (0.659:0.659:0.659))
    (IOPATH S X (0.422:0.422:0.422) (0.750:0.750:0.750))
    (IOPATH S X (0.299:0.299:0.299) (0.721:0.721:0.721))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.278:0.278:0.278) (0.673:0.673:0.673))
    (IOPATH A1 X (0.280:0.280:0.280) (0.692:0.692:0.692))
    (IOPATH S X (0.440:0.440:0.440) (0.776:0.776:0.776))
    (IOPATH S X (0.317:0.317:0.317) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.290:0.290:0.290) (0.679:0.679:0.679))
    (IOPATH A1 X (0.288:0.288:0.288) (0.696:0.696:0.696))
    (IOPATH S X (0.438:0.438:0.438) (0.773:0.773:0.773))
    (IOPATH S X (0.315:0.315:0.315) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.248:0.248) (0.636:0.636:0.636))
    (IOPATH A1 X (0.244:0.244:0.244) (0.651:0.651:0.651))
    (IOPATH S X (0.414:0.414:0.414) (0.740:0.740:0.740))
    (IOPATH S X (0.291:0.291:0.291) (0.710:0.710:0.710))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.429:0.429:0.429) (0.753:0.753:0.753))
    (IOPATH S X (0.300:0.300:0.300) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.236:0.238:0.239) (0.653:0.653:0.653))
    (IOPATH A1 X (0.240:0.242:0.244) (0.675:0.675:0.675))
    (IOPATH S X (0.432:0.432:0.432) (0.757:0.757:0.757))
    (IOPATH S X (0.303:0.303:0.303) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.275:0.277:0.278) (0.697:0.697:0.698))
    (IOPATH A1 X (0.275:0.276:0.277) (0.714:0.714:0.714))
    (IOPATH S X (0.467:0.467:0.467) (0.799:0.799:0.799))
    (IOPATH S X (0.337:0.337:0.337) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.253:0.254:0.256) (0.676:0.676:0.676))
    (IOPATH A1 X (0.269:0.270:0.271) (0.705:0.705:0.706))
    (IOPATH S X (0.456:0.456:0.456) (0.786:0.786:0.786))
    (IOPATH S X (0.326:0.326:0.326) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.269:0.269:0.269) (0.688:0.688:0.688))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.255:0.255:0.255) (0.662:0.662:0.662))
    (IOPATH A1 X (0.276:0.277:0.278) (0.708:0.708:0.708))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.247:0.247:0.247) (0.671:0.671:0.671))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.198:0.199) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.191:0.192:0.193) (0.207:0.207:0.208))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.196:0.196:0.196) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.210:0.210:0.210) (0.198:0.198:0.198))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.145:0.145:0.145) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.150:0.150:0.150) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.148:0.149:0.150) (0.175:0.175:0.175))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.369:0.369:0.369) (0.340:0.340:0.340))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.359:0.359:0.359) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.259:0.260:0.262) (0.249:0.249:0.249))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.183:0.183:0.183) (0.194:0.194:0.194))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.206:0.206:0.206) (0.525:0.525:0.525))
    (IOPATH B X (0.199:0.199:0.199) (0.473:0.473:0.473))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.680:0.680:0.680) (0.771:0.771:0.771))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.711:0.711:0.711) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.719:0.719:0.719) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.733:0.733:0.733) (0.818:0.818:0.818))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.743:0.743:0.743) (0.827:0.827:0.827))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.788:0.788:0.788))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.805:0.805:0.805))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.086:-0.086:-0.086))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143))
    (SETUP (negedge D) (posedge CLK) (0.286:0.286:0.286))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.779:0.779:0.779))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.149:-0.149:-0.149))
    (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.139:0.139:0.139))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.703:0.703:0.703) (0.791:0.791:0.791))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.931:0.931:0.931))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.150:-0.150:-0.150))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.285:0.285:0.285))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.922:0.922:0.922))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.696:0.696:0.696) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.922:0.922:0.922))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.687:0.687:0.687) (0.775:0.775:0.775))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.923:0.923:0.923))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.784:0.784:0.784))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.933:0.933:0.933))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (SETUP (posedge D) (posedge CLK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CLK) (0.272:0.272:0.272))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.782:0.782:0.782))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.284:0.284:0.284))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.690:0.690:0.690) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.933:0.933:0.933))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge D) (posedge CLK) (0.283:0.283:0.283))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.967:0.967:0.967))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.967:0.967:0.967))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.156:0.156:0.156))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.687:0.687:0.687) (0.777:0.777:0.777))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.247:0.247:0.247) (0.636:0.636:0.636))
    (IOPATH A1 X (0.236:0.236:0.236) (0.651:0.651:0.651))
    (IOPATH S X (0.408:0.408:0.408) (0.729:0.729:0.729))
    (IOPATH S X (0.277:0.277:0.277) (0.714:0.714:0.714))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.287:0.288:0.289) (0.726:0.726:0.726))
    (IOPATH S X (0.460:0.460:0.460) (0.791:0.791:0.791))
    (IOPATH S X (0.329:0.329:0.329) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.306:0.306:0.306) (0.671:0.671:0.671))
    (IOPATH A1 X (0.304:0.304:0.304) (0.719:0.719:0.719))
    (IOPATH S X (0.412:0.412:0.412) (0.736:0.736:0.736))
    (IOPATH S X (0.282:0.282:0.282) (0.721:0.721:0.721))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.264:0.265:0.267) (0.702:0.702:0.703))
    (IOPATH S X (0.422:0.422:0.422) (0.749:0.749:0.749))
    (IOPATH S X (0.290:0.290:0.290) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.713:0.713:0.713) (0.798:0.798:0.798))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.968:0.968:0.968))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.719:0.719:0.719) (0.803:0.803:0.803))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.967:0.967:0.967))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.137:0.137:0.137))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.684:0.684:0.684) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.967:0.967:0.967))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.303:0.303:0.303))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.687:0.687:0.687) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.927:0.927:0.927))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.923:0.923:0.923))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.922:0.922:0.922))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.275:0.276:0.277) (0.690:0.690:0.690))
    (IOPATH A1 X (0.297:0.297:0.297) (0.709:0.709:0.709))
    (IOPATH S X (0.428:0.428:0.428) (0.755:0.755:0.755))
    (IOPATH S X (0.297:0.297:0.297) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.516:0.517:0.518) (0.673:0.673:0.673))
    (IOPATH S X (0.633:0.633:0.633) (0.760:0.760:0.760))
    (IOPATH S X (0.558:0.558:0.558) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.288:0.288:0.288) (0.672:0.672:0.672))
    (IOPATH A1 X (0.301:0.301:0.301) (0.713:0.713:0.713))
    (IOPATH S X (0.435:0.435:0.435) (0.765:0.765:0.765))
    (IOPATH S X (0.306:0.306:0.306) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.503:0.504:0.505) (0.663:0.663:0.664))
    (IOPATH S X (0.623:0.623:0.623) (0.756:0.756:0.756))
    (IOPATH S X (0.549:0.549:0.549) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.270:0.270) (0.661:0.661:0.661))
    (IOPATH A1 X (0.261:0.262:0.263) (0.688:0.688:0.688))
    (IOPATH S X (0.401:0.401:0.401) (0.721:0.721:0.721))
    (IOPATH S X (0.270:0.270:0.270) (0.708:0.708:0.708))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.246:0.247:0.248) (0.681:0.681:0.681))
    (IOPATH S X (0.407:0.407:0.407) (0.730:0.730:0.730))
    (IOPATH S X (0.276:0.276:0.276) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.270:0.270) (0.660:0.660:0.660))
    (IOPATH A1 X (0.235:0.235:0.235) (0.655:0.655:0.655))
    (IOPATH S X (0.406:0.406:0.406) (0.727:0.727:0.727))
    (IOPATH S X (0.276:0.276:0.276) (0.711:0.711:0.711))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_6\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.255:0.256:0.258) (0.693:0.693:0.693))
    (IOPATH S X (0.421:0.421:0.421) (0.749:0.749:0.749))
    (IOPATH S X (0.291:0.291:0.291) (0.733:0.733:0.733))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.731:0.731:0.731) (0.778:0.778:0.778))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.539:-0.539:-0.539))
    (HOLD (negedge SCE) (posedge CLK) (-0.467:-0.467:-0.467))
    (SETUP (posedge SCE) (posedge CLK) (0.587:0.587:0.587))
    (SETUP (negedge SCE) (posedge CLK) (0.744:0.744:0.744))
    (HOLD (posedge SCD) (posedge CLK) (-0.426:-0.426:-0.426))
    (HOLD (negedge SCD) (posedge CLK) (-0.524:-0.524:-0.524))
    (SETUP (posedge SCD) (posedge CLK) (0.567:0.567:0.567))
    (SETUP (negedge SCD) (posedge CLK) (0.838:0.838:0.838))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.704:0.704:0.704))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.317:-0.317:-0.317))
    (HOLD (posedge D) (posedge CLK) (-0.203:-0.204:-0.205))
    (HOLD (negedge D) (posedge CLK) (-0.398:-0.398:-0.398))
    (SETUP (posedge D) (posedge CLK) (0.288:0.289:0.290))
    (SETUP (negedge D) (posedge CLK) (0.675:0.675:0.675))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfrtp_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1\.sky130_fd_sc_hd__sdfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.775:0.775:0.775) (0.840:0.840:0.840))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.519:-0.519:-0.519))
    (HOLD (negedge SCE) (posedge CLK) (-0.448:-0.448:-0.448))
    (SETUP (posedge SCE) (posedge CLK) (0.600:0.600:0.600))
    (SETUP (negedge SCE) (posedge CLK) (0.747:0.747:0.747))
    (HOLD (posedge SCD) (posedge CLK) (-0.434:-0.434:-0.434))
    (HOLD (negedge SCD) (posedge CLK) (-0.513:-0.513:-0.513))
    (SETUP (posedge SCD) (posedge CLK) (0.590:0.590:0.590))
    (SETUP (negedge SCD) (posedge CLK) (0.852:0.852:0.852))
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.706:0.706:0.706))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.285:-0.285:-0.285))
    (HOLD (posedge D) (posedge CLK) (-0.198:-0.199:-0.200))
    (HOLD (negedge D) (posedge CLK) (-0.377:-0.377:-0.377))
    (SETUP (posedge D) (posedge CLK) (0.293:0.294:0.295))
    (SETUP (negedge D) (posedge CLK) (0.674:0.674:0.674))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower_0\.sky130_fd_sc_hd__mux2_1_wrapper_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.390:0.390:0.390) (0.768:0.768:0.768))
    (IOPATH A1 X (0.398:0.398:0.398) (0.822:0.822:0.822))
    (IOPATH S X (0.498:0.498:0.498) (0.844:0.844:0.844))
    (IOPATH S X (0.382:0.382:0.382) (0.816:0.816:0.816))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.290:0.290:0.290) (0.695:0.695:0.695))
    (IOPATH A1 X (0.309:0.309:0.309) (0.725:0.725:0.725))
    (IOPATH S X (0.488:0.488:0.488) (0.824:0.824:0.824))
    (IOPATH S X (0.364:0.364:0.364) (0.796:0.796:0.796))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.335:0.335:0.335) (0.723:0.723:0.723))
    (IOPATH A1 X (0.328:0.328:0.328) (0.738:0.738:0.738))
    (IOPATH S X (0.488:0.488:0.488) (0.824:0.824:0.824))
    (IOPATH S X (0.364:0.364:0.364) (0.796:0.796:0.796))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.354:0.354:0.354) (0.749:0.749:0.749))
    (IOPATH A1 X (0.362:0.362:0.362) (0.772:0.772:0.772))
    (IOPATH S X (0.516:0.516:0.516) (0.855:0.855:0.855))
    (IOPATH S X (0.391:0.391:0.391) (0.827:0.827:0.827))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.368:0.368:0.368) (0.755:0.755:0.755))
    (IOPATH A1 X (0.356:0.356:0.356) (0.767:0.767:0.767))
    (IOPATH S X (0.512:0.512:0.512) (0.851:0.851:0.851))
    (IOPATH S X (0.387:0.387:0.387) (0.822:0.822:0.822))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.368:0.368:0.368) (0.764:0.764:0.764))
    (IOPATH A1 X (0.379:0.379:0.379) (0.788:0.788:0.788))
    (IOPATH S X (0.529:0.529:0.529) (0.870:0.870:0.870))
    (IOPATH S X (0.405:0.405:0.405) (0.842:0.842:0.842))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.289:0.289) (0.687:0.687:0.687))
    (IOPATH A1 X (0.301:0.301:0.301) (0.713:0.713:0.713))
    (IOPATH S X (0.473:0.473:0.473) (0.807:0.807:0.807))
    (IOPATH S X (0.348:0.348:0.348) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.284:0.284:0.284) (0.678:0.678:0.678))
    (IOPATH A1 X (0.292:0.292:0.292) (0.702:0.702:0.702))
    (IOPATH S X (0.463:0.463:0.463) (0.796:0.796:0.796))
    (IOPATH S X (0.339:0.339:0.339) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.248:0.248) (0.641:0.641:0.641))
    (IOPATH A1 X (0.254:0.254:0.254) (0.663:0.663:0.663))
    (IOPATH S X (0.441:0.441:0.441) (0.766:0.766:0.766))
    (IOPATH S X (0.317:0.317:0.317) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.304:0.305:0.306) (0.723:0.724:0.724))
    (IOPATH A1 X (0.310:0.311:0.312) (0.745:0.746:0.746))
    (IOPATH S X (0.476:0.476:0.476) (0.811:0.811:0.811))
    (IOPATH S X (0.346:0.346:0.346) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.301:0.302:0.303) (0.715:0.716:0.716))
    (IOPATH A1 X (0.309:0.310:0.311) (0.739:0.739:0.739))
    (IOPATH S X (0.461:0.461:0.461) (0.794:0.794:0.794))
    (IOPATH S X (0.332:0.332:0.332) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.328:0.329:0.331) (0.752:0.753:0.753))
    (IOPATH A1 X (0.364:0.365:0.365) (0.794:0.794:0.795))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.350:0.351:0.352) (0.781:0.781:0.781))
    (IOPATH A1 X (0.365:0.366:0.367) (0.809:0.809:0.810))
    (IOPATH S X (0.541:0.541:0.541) (0.882:0.882:0.882))
    (IOPATH S X (0.412:0.412:0.412) (0.859:0.859:0.859))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.484:0.484:0.484) (0.841:0.841:0.841))
    (IOPATH S X (0.374:0.374:0.374) (0.801:0.801:0.801))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.354:0.354:0.354) (0.782:0.782:0.783))
    (IOPATH S X (0.478:0.478:0.478) (0.835:0.835:0.835))
    (IOPATH S X (0.369:0.369:0.369) (0.796:0.796:0.796))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.275:0.275:0.275) (0.696:0.696:0.696))
    (IOPATH S X (0.000:0.000:0.000))
    (IOPATH S X (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.244:0.245:0.245) (0.245:0.246:0.246))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.292:0.293:0.293) (0.278:0.278:0.279))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.202:0.202:0.202) (0.218:0.219:0.219))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.254:0.255:0.256) (0.250:0.251:0.251))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.171:0.171:0.171) (0.189:0.189:0.189))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.192:0.193:0.194) (0.210:0.210:0.210))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.203:0.204:0.205) (0.216:0.216:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.448:0.448:0.448) (0.393:0.393:0.393))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.341:0.341:0.341) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.277:0.278:0.279) (0.263:0.263:0.263))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.254:0.254:0.254) (0.240:0.240:0.240))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.200:0.200:0.200) (0.524:0.524:0.524))
    (IOPATH B X (0.209:0.209:0.209) (0.481:0.481:0.481))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (SETUP (posedge D) (posedge CLK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CLK) (0.272:0.272:0.272))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.710:0.710:0.710) (0.797:0.797:0.797))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.808:0.808:0.808))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.887:0.887:0.887))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.706:0.706:0.706) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.880:0.880:0.880))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.188:-0.188:-0.188))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.771:0.771:0.771))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.880:0.880:0.880))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.188:-0.188:-0.188))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.192:-0.192:-0.192))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.681:0.681:0.681) (0.771:0.771:0.771))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.883:0.883:0.883))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.192:-0.192:-0.192))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.685:0.685:0.685) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.746:0.746:0.746) (0.828:0.828:0.828))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.285:0.285:0.285))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.771:0.771:0.771) (0.850:0.850:0.850))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.756:0.756:0.756) (0.837:0.837:0.837))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.750:0.750:0.750) (0.833:0.833:0.833))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.753:0.753:0.753) (0.835:0.835:0.835))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.788:0.788:0.788) (0.862:0.862:0.862))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.764:0.764:0.764) (0.844:0.844:0.844))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.174:0.174:0.174))
    (SETUP (negedge D) (posedge CLK) (0.320:0.320:0.320))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem\.sky130_fd_sc_hd__dfrtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.750:0.750:0.750) (0.832:0.832:0.832))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.148:-0.148:-0.148))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.810:0.810:0.810))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.168:-0.168:-0.168))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mem_frac_lut4_0_in_2\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.258:0.258) (0.657:0.657:0.657))
    (IOPATH A1 X (0.266:0.266:0.266) (0.680:0.680:0.680))
    (IOPATH S X (0.431:0.431:0.431) (0.760:0.760:0.760))
    (IOPATH S X (0.301:0.301:0.301) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.297:0.298:0.299) (0.735:0.735:0.736))
    (IOPATH S X (0.454:0.454:0.454) (0.785:0.785:0.785))
    (IOPATH S X (0.323:0.323:0.323) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.316:0.316:0.316) (0.740:0.740:0.740))
    (IOPATH S X (0.449:0.449:0.449) (0.780:0.780:0.780))
    (IOPATH S X (0.319:0.319:0.319) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0\.mux_frac_lut4_0_in_2\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.311:0.312:0.313) (0.750:0.750:0.750))
    (IOPATH S X (0.463:0.463:0.463) (0.795:0.795:0.795))
    (IOPATH S X (0.332:0.332:0.332) (0.780:0.780:0.780))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.703:0.703:0.703) (0.790:0.790:0.790))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.794:0.794:0.794))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.704:0.704:0.704) (0.791:0.791:0.791))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.713:0.713:0.713) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.921:0.921:0.921))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.708:0.708:0.708) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.933:0.933:0.933))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.152:-0.152:-0.152))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.716:0.716:0.716) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.926:0.926:0.926))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.144:-0.144:-0.144))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mem_ff_1_D_0\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.796:0.796:0.796) (0.864:0.864:0.864))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.932:0.932:0.932))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.153:-0.153:-0.153))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.290:0.290:0.290))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.262:0.263) (0.671:0.671:0.671))
    (IOPATH A1 X (0.302:0.302:0.302) (0.701:0.701:0.701))
    (IOPATH S X (0.414:0.414:0.414) (0.736:0.736:0.736))
    (IOPATH S X (0.284:0.284:0.284) (0.720:0.720:0.720))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.492:0.494:0.495) (0.657:0.657:0.657))
    (IOPATH S X (0.615:0.615:0.615) (0.748:0.748:0.748))
    (IOPATH S X (0.540:0.540:0.540) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.292:0.292:0.292) (0.673:0.673:0.673))
    (IOPATH A1 X (0.309:0.309:0.309) (0.716:0.716:0.716))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.301:0.301:0.301) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_4")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.521:0.522:0.523) (0.676:0.676:0.676))
    (IOPATH S X (0.639:0.639:0.639) (0.766:0.766:0.766))
    (IOPATH S X (0.565:0.565:0.565) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.270:0.270) (0.660:0.660:0.660))
    (IOPATH A1 X (0.261:0.262:0.263) (0.686:0.686:0.686))
    (IOPATH S X (0.405:0.405:0.405) (0.725:0.725:0.725))
    (IOPATH S X (0.274:0.274:0.274) (0.710:0.710:0.710))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.252:0.254:0.255) (0.690:0.690:0.690))
    (IOPATH S X (0.425:0.425:0.425) (0.753:0.753:0.753))
    (IOPATH S X (0.295:0.295:0.295) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.291:0.291) (0.674:0.674:0.674))
    (IOPATH A1 X (0.275:0.275:0.275) (0.667:0.667:0.667))
    (IOPATH S X (0.407:0.407:0.407) (0.729:0.729:0.729))
    (IOPATH S X (0.277:0.277:0.277) (0.713:0.713:0.713))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE grid_clb_8__8_\.logical_tile_clb_mode_clb__0\.logical_tile_clb_mode_default__fle_7\.logical_tile_clb_mode_default__fle_mode_physical__fabric_0\.mux_ff_1_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.239:0.240:0.241) (0.673:0.673:0.673))
    (IOPATH S X (0.437:0.437:0.437) (0.768:0.768:0.768))
    (IOPATH S X (0.314:0.314:0.314) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.794:0.794:0.794) (0.865:0.865:0.865))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.928:0.928:0.928))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.147:-0.147:-0.147))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.732:0.732:0.732) (0.814:0.814:0.814))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.926:0.926:0.926))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (HOLD (negedge D) (posedge CLK) (-0.140:-0.140:-0.140))
    (SETUP (posedge D) (posedge CLK) (0.177:0.177:0.177))
    (SETUP (negedge D) (posedge CLK) (0.324:0.324:0.324))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_1\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.715:0.715:0.715) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.926:0.926:0.926))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.145:-0.145:-0.145))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.787:0.787:0.787) (0.860:0.860:0.860))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.815:0.815:0.815) (0.881:0.881:0.881))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_11\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (HOLD (negedge D) (posedge CLK) (-0.146:-0.146:-0.146))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.331:0.331:0.331))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.798:0.798:0.798))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.156:0.156:0.156))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_13\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.710:0.710:0.710) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_15\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.725:0.725:0.725) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.971:0.971:0.971))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.731:0.731:0.731) (0.812:0.812:0.812))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.965:0.965:0.965))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_17\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.725:0.725:0.725) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.141:0.141:0.141))
    (SETUP (negedge D) (posedge CLK) (0.288:0.288:0.288))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.790:0.790:0.790))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.166:-0.166:-0.166))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_19\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.724:0.724:0.724) (0.808:0.808:0.808))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134))
    (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.710:0.710:0.710) (0.797:0.797:0.797))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (SETUP (posedge D) (posedge CLK) (0.156:0.156:0.156))
    (SETUP (negedge D) (posedge CLK) (0.302:0.302:0.302))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_21\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.187:-0.187:-0.187))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.777:0.777:0.777))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_23\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.719:0.719:0.719) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.166:-0.166:-0.166))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.145:0.145:0.145))
    (SETUP (negedge D) (posedge CLK) (0.291:0.291:0.291))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.691:0.691:0.691) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_25\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.692:0.692:0.692) (0.780:0.780:0.780))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.965:0.965:0.965))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.802:0.802:0.802))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.964:0.964:0.964))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_27\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.801:0.801:0.801))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.964:0.964:0.964))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.161:0.161:0.161))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.803:0.803:0.803) (0.871:0.871:0.871))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.303:0.303:0.303))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_29\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.708:0.708:0.708) (0.794:0.794:0.794))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.143:-0.143:-0.143))
    (SETUP (posedge D) (posedge CLK) (0.181:0.181:0.181))
    (SETUP (negedge D) (posedge CLK) (0.328:0.328:0.328))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.760:0.760:0.760) (0.839:0.839:0.839))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.150:-0.150:-0.150))
    (HOLD (posedge D) (posedge CLK) (-0.079:-0.079:-0.079))
    (HOLD (negedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135))
    (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.790:0.790:0.790) (0.862:0.862:0.862))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_3\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.707:0.707:0.707) (0.794:0.794:0.794))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.792:0.792:0.792) (0.863:0.863:0.863))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.906:0.906:0.906))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_31\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.711:0.711:0.711) (0.798:0.798:0.798))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.172:-0.172:-0.172))
    (HOLD (posedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (HOLD (negedge D) (posedge CLK) (-0.139:-0.139:-0.139))
    (SETUP (posedge D) (posedge CLK) (0.177:0.177:0.177))
    (SETUP (negedge D) (posedge CLK) (0.324:0.324:0.324))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.811:0.811:0.811) (0.877:0.877:0.877))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.173:-0.173:-0.173))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_33\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.713:0.713:0.713) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.181:-0.181:-0.181))
    (HOLD (posedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (HOLD (negedge D) (posedge CLK) (-0.146:-0.146:-0.146))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.331:0.331:0.331))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.780:0.780:0.780) (0.854:0.854:0.854))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.181:-0.181:-0.181))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_35\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.701:0.701:0.701) (0.788:0.788:0.788))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.180:-0.180:-0.180))
    (HOLD (posedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge D) (posedge CLK) (0.174:0.174:0.174))
    (SETUP (negedge D) (posedge CLK) (0.320:0.320:0.320))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.797:0.797:0.797) (0.866:0.866:0.866))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.180:-0.180:-0.180))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_45\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.695:0.695:0.695) (0.783:0.783:0.783))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.896:0.896:0.896))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.179:-0.179:-0.179))
    (HOLD (posedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (HOLD (negedge D) (posedge CLK) (-0.142:-0.142:-0.142))
    (SETUP (posedge D) (posedge CLK) (0.180:0.180:0.180))
    (SETUP (negedge D) (posedge CLK) (0.327:0.327:0.327))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.806:0.806:0.806) (0.874:0.874:0.874))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.181:-0.181:-0.181))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_47\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.796:0.796:0.796))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.173:-0.173:-0.173))
    (HOLD (posedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (HOLD (negedge D) (posedge CLK) (-0.144:-0.144:-0.144))
    (SETUP (posedge D) (posedge CLK) (0.182:0.182:0.182))
    (SETUP (negedge D) (posedge CLK) (0.329:0.329:0.329))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.775:0.775:0.775) (0.850:0.850:0.850))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.173:-0.173:-0.173))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_49\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.173:-0.173:-0.173))
    (HOLD (posedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.317:0.317:0.317))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.777:0.777:0.777) (0.853:0.853:0.853))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.796:0.796:0.796) (0.867:0.867:0.867))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.169:0.169:0.169))
    (SETUP (negedge D) (posedge CLK) (0.314:0.314:0.314))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_5\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.150:-0.150:-0.150))
    (HOLD (posedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (HOLD (negedge D) (posedge CLK) (-0.137:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.175:0.175:0.175))
    (SETUP (negedge D) (posedge CLK) (0.321:0.321:0.321))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.801:0.801:0.801) (0.870:0.870:0.870))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.173:-0.173:-0.173))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_51\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.729:0.729:0.729) (0.813:0.813:0.813))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.179:-0.179:-0.179))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.143:-0.143:-0.143))
    (SETUP (posedge D) (posedge CLK) (0.181:0.181:0.181))
    (SETUP (negedge D) (posedge CLK) (0.328:0.328:0.328))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.758:0.758:0.758) (0.838:0.838:0.838))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.177:-0.177:-0.177))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_53\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.686:0.686:0.686) (0.774:0.774:0.774))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.895:0.895:0.895))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CLK) (-0.135:-0.135:-0.135))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.319:0.319:0.319))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.745:0.745:0.745) (0.827:0.827:0.827))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_55\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.700:0.700:0.700) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.167:0.167:0.167))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.703:0.703:0.703) (0.790:0.790:0.790))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_57\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.726:0.726:0.726) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.727:0.727:0.727) (0.811:0.811:0.811))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.898:0.898:0.898))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.177:-0.177:-0.177))
    (HOLD (posedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_59\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.710:0.710:0.710) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.780:0.780:0.780) (0.855:0.855:0.855))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.150:-0.150:-0.150))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.764:0.764:0.764) (0.843:0.843:0.843))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.150:-0.150:-0.150))
    (HOLD (posedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_7\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.725:0.725:0.725) (0.810:0.810:0.810))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.929:0.929:0.929))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.150:-0.150:-0.150))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.759:0.759:0.759) (0.838:0.838:0.838))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.972:0.972:0.972))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.777:0.777:0.777) (0.853:0.853:0.853))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_bottom_track_9\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.970:0.970:0.970))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (posedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.782:0.782:0.782) (0.855:0.855:0.855))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.793:0.793:0.793) (0.865:0.865:0.865))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (HOLD (negedge D) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge D) (posedge CLK) (0.173:0.173:0.173))
    (SETUP (negedge D) (posedge CLK) (0.318:0.318:0.318))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_1\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.702:0.702:0.702) (0.788:0.788:0.788))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.164:-0.164:-0.164))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.178:0.178:0.178))
    (SETUP (negedge D) (posedge CLK) (0.326:0.326:0.326))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.799:0.799:0.799) (0.869:0.869:0.869))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.758:0.758:0.758) (0.837:0.837:0.837))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.140:-0.140:-0.140))
    (SETUP (posedge D) (posedge CLK) (0.178:0.178:0.178))
    (SETUP (negedge D) (posedge CLK) (0.325:0.325:0.325))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_11\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.803:0.803:0.803))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.312:0.312:0.312))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.790:0.790:0.790) (0.862:0.862:0.862))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_13\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.709:0.709:0.709) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.969:0.969:0.969))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.084:-0.084:-0.084))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.178:0.178:0.178))
    (SETUP (negedge D) (posedge CLK) (0.326:0.326:0.326))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.760:0.760:0.760) (0.839:0.839:0.839))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076))
    (HOLD (negedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132))
    (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_15\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.700:0.700:0.700) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (HOLD (negedge D) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge D) (posedge CLK) (0.168:0.168:0.168))
    (SETUP (negedge D) (posedge CLK) (0.317:0.317:0.317))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.774:0.774:0.774) (0.848:0.848:0.848))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_17\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.760:0.760:0.760) (0.841:0.841:0.841))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (HOLD (negedge D) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.316:0.316:0.316))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.741:0.741:0.741) (0.823:0.823:0.823))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_19\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.700:0.700:0.700) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CLK) (-0.129:-0.129:-0.129))
    (SETUP (posedge D) (posedge CLK) (0.164:0.164:0.164))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.708:0.708:0.708) (0.795:0.795:0.795))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.077:-0.077:-0.077))
    (HOLD (negedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134))
    (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_21\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.722:0.722:0.722) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.726:0.726:0.726) (0.810:0.810:0.810))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.175:-0.175:-0.175))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.303:0.303:0.303))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_23\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.713:0.713:0.713) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.196:-0.196:-0.196))
    (HOLD (posedge D) (posedge CLK) (-0.097:-0.097:-0.097))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.155:0.155:0.155))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.706:0.706:0.706) (0.794:0.794:0.794))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.196:-0.196:-0.196))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_25\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.719:0.719:0.719) (0.805:0.805:0.805))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.904:0.904:0.904))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.179:-0.179:-0.179))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.148:0.148:0.148))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.729:0.729:0.729) (0.813:0.813:0.813))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_27\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.682:0.682:0.682) (0.772:0.772:0.772))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.772:0.772:0.772) (0.850:0.850:0.850))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.908:0.908:0.908))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.179:-0.179:-0.179))
    (HOLD (posedge D) (posedge CLK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CLK) (-0.105:-0.105:-0.105))
    (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge D) (posedge CLK) (0.285:0.285:0.285))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_29\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.793:0.793:0.793))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge D) (posedge CLK) (-0.126:-0.126:-0.126))
    (SETUP (posedge D) (posedge CLK) (0.165:0.165:0.165))
    (SETUP (negedge D) (posedge CLK) (0.309:0.309:0.309))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.806:0.806:0.806) (0.872:0.872:0.872))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.902:0.902:0.902))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.165:-0.165:-0.165))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.301:0.301:0.301))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.751:0.751:0.751) (0.831:0.831:0.831))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (HOLD (negedge D) (posedge CLK) (-0.146:-0.146:-0.146))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.331:0.331:0.331))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_3\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.698:0.698:0.698) (0.786:0.786:0.786))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.786:0.786:0.786) (0.861:0.861:0.861))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.289:0.289:0.289))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_31\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.717:0.717:0.717) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.170:0.170:0.170))
    (SETUP (negedge D) (posedge CLK) (0.315:0.315:0.315))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.764:0.764:0.764) (0.842:0.842:0.842))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.293:0.293:0.293))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_33\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.731:0.731:0.731) (0.816:0.816:0.816))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.162:0.162:0.162))
    (SETUP (negedge D) (posedge CLK) (0.308:0.308:0.308))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.827:0.827:0.827) (0.891:0.891:0.891))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.911:0.911:0.911))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.176:-0.176:-0.176))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.298:0.298:0.298))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_35\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.785:0.785:0.785))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (HOLD (negedge D) (posedge CLK) (-0.152:-0.152:-0.152))
    (SETUP (posedge D) (posedge CLK) (0.189:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.338:0.338:0.338))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.716:0.716:0.716) (0.801:0.801:0.801))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.173:-0.173:-0.173))
    (HOLD (posedge D) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.137:0.137:0.137))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_37\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.694:0.694:0.694) (0.782:0.782:0.782))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.716:0.716:0.716) (0.799:0.799:0.799))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.153:0.153:0.153))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_39\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.739:0.739:0.739) (0.822:0.822:0.822))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.905:0.905:0.905))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.179:-0.179:-0.179))
    (HOLD (posedge D) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge D) (posedge CLK) (-0.102:-0.102:-0.102))
    (SETUP (posedge D) (posedge CLK) (0.137:0.137:0.137))
    (SETUP (negedge D) (posedge CLK) (0.282:0.282:0.282))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.725:0.725:0.725) (0.810:0.810:0.810))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CLK) (-0.121:-0.121:-0.121))
    (SETUP (posedge D) (posedge CLK) (0.158:0.158:0.158))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_41\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.718:0.718:0.718) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge D) (posedge CLK) (-0.117:-0.117:-0.117))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.299:0.299:0.299))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.724:0.724:0.724) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_43\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.689:0.689:0.689) (0.777:0.777:0.777))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge D) (posedge CLK) (-0.122:-0.122:-0.122))
    (SETUP (posedge D) (posedge CLK) (0.157:0.157:0.157))
    (SETUP (negedge D) (posedge CLK) (0.304:0.304:0.304))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.797:0.797:0.797) (0.865:0.865:0.865))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_45\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.688:0.688:0.688) (0.776:0.776:0.776))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.897:0.897:0.897))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.168:-0.168:-0.168))
    (HOLD (posedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (HOLD (negedge D) (posedge CLK) (-0.147:-0.147:-0.147))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.333:0.333:0.333))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.762:0.762:0.762) (0.839:0.839:0.839))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.169:-0.169:-0.169))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_47\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.700:0.700:0.700) (0.789:0.789:0.789))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.908:0.908:0.908))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.179:-0.179:-0.179))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.128:-0.128:-0.128))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.311:0.311:0.311))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.776:0.776:0.776) (0.849:0.849:0.849))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.168:-0.168:-0.168))
    (HOLD (posedge D) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_49\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.702:0.702:0.702) (0.789:0.789:0.789))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.900:0.900:0.900))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (HOLD (negedge D) (posedge CLK) (-0.139:-0.139:-0.139))
    (SETUP (posedge D) (posedge CLK) (0.176:0.176:0.176))
    (SETUP (negedge D) (posedge CLK) (0.323:0.323:0.323))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.805:0.805:0.805) (0.873:0.873:0.873))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (SETUP (posedge D) (posedge CLK) (0.147:0.147:0.147))
    (SETUP (negedge D) (posedge CLK) (0.292:0.292:0.292))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.776:0.776:0.776) (0.851:0.851:0.851))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.120:-0.120:-0.120))
    (HOLD (negedge D) (posedge CLK) (-0.142:-0.142:-0.142))
    (SETUP (posedge D) (posedge CLK) (0.180:0.180:0.180))
    (SETUP (negedge D) (posedge CLK) (0.327:0.327:0.327))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_5\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.712:0.712:0.712) (0.798:0.798:0.798))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.111:-0.111:-0.111))
    (HOLD (negedge D) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge D) (posedge CLK) (0.171:0.171:0.171))
    (SETUP (negedge D) (posedge CLK) (0.317:0.317:0.317))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.723:0.723:0.723) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.168:-0.168:-0.168))
    (HOLD (posedge D) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (SETUP (posedge D) (posedge CLK) (0.154:0.154:0.154))
    (SETUP (negedge D) (posedge CLK) (0.300:0.300:0.300))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_51\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.804:0.804:0.804))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.171:-0.171:-0.171))
    (HOLD (posedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (HOLD (negedge D) (posedge CLK) (-0.125:-0.125:-0.125))
    (SETUP (posedge D) (posedge CLK) (0.160:0.160:0.160))
    (SETUP (negedge D) (posedge CLK) (0.307:0.307:0.307))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.737:0.737:0.737) (0.820:0.820:0.820))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.901:0.901:0.901))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.174:-0.174:-0.174))
    (HOLD (posedge D) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.146:0.146:0.146))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_53\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.723:0.723:0.723) (0.809:0.809:0.809))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.305:0.305:0.305))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.807:0.807:0.807))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_55\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.713:0.713:0.713) (0.800:0.800:0.800))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.893:0.893:0.893))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.197:-0.197:-0.197))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.295:0.295:0.295))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.721:0.721:0.721) (0.806:0.806:0.806))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CLK) (-0.112:-0.112:-0.112))
    (SETUP (posedge D) (posedge CLK) (0.149:0.149:0.149))
    (SETUP (negedge D) (posedge CLK) (0.294:0.294:0.294))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_57\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.730:0.730:0.730) (0.815:0.815:0.815))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.891:0.891:0.891))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.195:-0.195:-0.195))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.801:0.801:0.801) (0.869:0.869:0.869))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge D) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge D) (posedge CLK) (0.159:0.159:0.159))
    (SETUP (negedge D) (posedge CLK) (0.306:0.306:0.306))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_59\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.746:0.746:0.746) (0.827:0.827:0.827))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.899:0.899:0.899))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.170:-0.170:-0.170))
    (HOLD (posedge D) (posedge CLK) (-0.123:-0.123:-0.123))
    (HOLD (negedge D) (posedge CLK) (-0.147:-0.147:-0.147))
    (SETUP (posedge D) (posedge CLK) (0.184:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.333:0.333:0.333))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.803:0.803:0.803) (0.871:0.871:0.871))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge D) (posedge CLK) (-0.116:-0.116:-0.116))
    (SETUP (posedge D) (posedge CLK) (0.152:0.152:0.152))
    (SETUP (negedge D) (posedge CLK) (0.297:0.297:0.297))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.761:0.761:0.761) (0.840:0.840:0.840))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.119:-0.119:-0.119))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.179:0.179:0.179))
    (SETUP (negedge D) (posedge CLK) (0.326:0.326:0.326))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_7\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.705:0.705:0.705) (0.792:0.792:0.792))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge D) (posedge CLK) (-0.130:-0.130:-0.130))
    (SETUP (posedge D) (posedge CLK) (0.166:0.166:0.166))
    (SETUP (negedge D) (posedge CLK) (0.313:0.313:0.313))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.799:0.799:0.799) (0.868:0.868:0.868))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.973:0.973:0.973))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (posedge D) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151))
    (SETUP (negedge D) (posedge CLK) (0.296:0.296:0.296))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.754:0.754:0.754) (0.833:0.833:0.833))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (posedge D) (posedge CLK) (-0.118:-0.118:-0.118))
    (HOLD (negedge D) (posedge CLK) (-0.141:-0.141:-0.141))
    (SETUP (posedge D) (posedge CLK) (0.179:0.179:0.179))
    (SETUP (negedge D) (posedge CLK) (0.326:0.326:0.326))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfrtp_1")
  (INSTANCE sb_8__8_\.mem_left_track_9\.sky130_fd_sc_hd__dfrtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.699:0.699:0.699) (0.787:0.787:0.787))
    (IOPATH RESET_B Q () (0.000:0.000:0.000))
   )
  )
  (TIMINGCHECK
    (REMOVAL (posedge RESET_B) (posedge CLK) (0.974:0.974:0.974))
    (RECOVERY (posedge RESET_B) (posedge CLK) (-0.092:-0.092:-0.092))
    (HOLD (posedge D) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge D) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge D) (posedge CLK) (0.163:0.163:0.163))
    (SETUP (negedge D) (posedge CLK) (0.310:0.310:0.310))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.319:0.319:0.319) (0.658:0.658:0.659))
    (IOPATH A1 X (0.198:0.378:0.558) (0.626:0.729:0.832))
    (IOPATH S X (0.434:0.434:0.434) (0.758:0.758:0.758))
    (IOPATH S X (0.308:0.308:0.308) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_1\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.337:0.338:0.339) (0.702:0.703:0.703))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.450:0.450:0.450) (0.780:0.780:0.780))
    (IOPATH S X (0.324:0.324:0.324) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.239:0.241:0.242) (0.656:0.656:0.656))
    (IOPATH A1 X (0.240:0.247:0.255) (0.674:0.674:0.674))
    (IOPATH S X (0.422:0.422:0.422) (0.746:0.746:0.746))
    (IOPATH S X (0.293:0.293:0.293) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_1\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.339:0.339:0.339) (0.726:0.726:0.726))
    (IOPATH S X (0.418:0.418:0.418) (0.742:0.742:0.742))
    (IOPATH S X (0.289:0.289:0.289) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_1\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.273:0.275:0.276) (0.696:0.696:0.697))
    (IOPATH A1 X (0.280:0.281:0.283) (0.719:0.719:0.720))
    (IOPATH S X (0.450:0.450:0.450) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_1\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.354:0.355:0.356) (0.366:0.366:0.367))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_11\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.334:0.334:0.335) (0.699:0.700:0.701))
    (IOPATH A1 X (0.343:0.344:0.344) (0.703:0.703:0.703))
    (IOPATH S X (0.447:0.447:0.447) (0.777:0.777:0.777))
    (IOPATH S X (0.321:0.321:0.321) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_11\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.346:0.346:0.347) (0.716:0.717:0.718))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.462:0.462:0.462) (0.797:0.797:0.797))
    (IOPATH S X (0.336:0.336:0.336) (0.769:0.769:0.769))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_11\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.279:0.280) (0.699:0.700:0.700))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.483:0.483:0.483) (0.817:0.817:0.817))
    (IOPATH S X (0.357:0.357:0.357) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_11\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.414:0.414:0.414) (0.763:0.763:0.763))
    (IOPATH S X (0.468:0.468:0.468) (0.800:0.800:0.800))
    (IOPATH S X (0.343:0.343:0.343) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_11\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.289:0.291:0.294) (0.712:0.713:0.713))
    (IOPATH A1 X (0.303:0.303:0.304) (0.739:0.739:0.739))
    (IOPATH S X (0.462:0.462:0.462) (0.794:0.794:0.794))
    (IOPATH S X (0.331:0.331:0.331) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_11\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.398:0.399:0.400) (0.391:0.391:0.391))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_13\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.389:0.389:0.389) (0.776:0.776:0.776))
    (IOPATH A1 X (0.233:0.416:0.600) (0.669:0.772:0.875))
    (IOPATH S X (0.436:0.436:0.436) (0.765:0.765:0.765))
    (IOPATH S X (0.305:0.305:0.305) (0.748:0.748:0.748))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_13\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.292:0.298:0.305) (0.730:0.730:0.730))
    (IOPATH S X (0.451:0.451:0.451) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_13\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.314:0.315:0.316) (0.344:0.344:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_15\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.353:0.353:0.353) (0.699:0.699:0.699))
    (IOPATH A1 X (0.343:0.343:0.343) (0.703:0.703:0.703))
    (IOPATH S X (0.421:0.421:0.421) (0.746:0.746:0.746))
    (IOPATH S X (0.291:0.291:0.291) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_15\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.281:0.283:0.285) (0.720:0.721:0.721))
    (IOPATH S X (0.454:0.454:0.454) (0.785:0.785:0.785))
    (IOPATH S X (0.324:0.324:0.324) (0.766:0.766:0.766))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_15\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.343:0.344:0.345) (0.341:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_17\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.337:0.337:0.337) (0.719:0.719:0.719))
    (IOPATH A1 X (0.341:0.341:0.341) (0.700:0.700:0.700))
    (IOPATH S X (0.427:0.427:0.427) (0.753:0.753:0.753))
    (IOPATH S X (0.298:0.298:0.298) (0.732:0.732:0.732))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_17\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.296:0.298:0.299) (0.736:0.737:0.737))
    (IOPATH S X (0.469:0.469:0.469) (0.802:0.802:0.802))
    (IOPATH S X (0.339:0.339:0.339) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_17\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.344:0.345:0.346) (0.362:0.362:0.363))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_19\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.390:0.390:0.390) (0.736:0.736:0.736))
    (IOPATH A1 X (0.365:0.365:0.365) (0.729:0.730:0.730))
    (IOPATH S X (0.440:0.440:0.440) (0.771:0.771:0.771))
    (IOPATH S X (0.310:0.310:0.310) (0.753:0.753:0.753))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_19\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.293:0.295:0.297) (0.729:0.730:0.730))
    (IOPATH S X (0.455:0.455:0.455) (0.786:0.786:0.786))
    (IOPATH S X (0.324:0.324:0.324) (0.767:0.767:0.767))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_19\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.335:0.336) (0.334:0.334:0.334))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_21\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.398:0.398:0.398) (0.739:0.739:0.739))
    (IOPATH A1 X (0.331:0.332:0.333) (0.717:0.718:0.718))
    (IOPATH S X (0.419:0.419:0.419) (0.743:0.743:0.743))
    (IOPATH S X (0.288:0.288:0.288) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_21\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.291:0.293:0.296) (0.731:0.731:0.731))
    (IOPATH S X (0.458:0.458:0.458) (0.789:0.789:0.789))
    (IOPATH S X (0.328:0.328:0.328) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_21\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.361:0.362:0.363) (0.354:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_23\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.389:0.389:0.389) (0.727:0.727:0.727))
    (IOPATH A1 X (0.344:0.345:0.346) (0.728:0.728:0.729))
    (IOPATH S X (0.410:0.410:0.410) (0.734:0.734:0.734))
    (IOPATH S X (0.278:0.278:0.278) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_23\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.304:0.306:0.308) (0.745:0.745:0.745))
    (IOPATH S X (0.474:0.474:0.474) (0.808:0.808:0.808))
    (IOPATH S X (0.344:0.344:0.344) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_23\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.352:0.353:0.354) (0.347:0.348:0.348))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_25\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.393:0.393:0.393) (0.735:0.735:0.735))
    (IOPATH A1 X (0.353:0.353:0.354) (0.739:0.740:0.741))
    (IOPATH S X (0.425:0.425:0.425) (0.753:0.753:0.753))
    (IOPATH S X (0.294:0.294:0.294) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_25\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.275:0.277:0.279) (0.712:0.712:0.712))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.300:0.300:0.300) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_25\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.348:0.350:0.351) (0.347:0.347:0.347))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_27\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.370:0.370:0.370) (0.754:0.754:0.754))
    (IOPATH A1 X (0.324:0.325:0.326) (0.713:0.714:0.715))
    (IOPATH S X (0.427:0.427:0.427) (0.754:0.754:0.754))
    (IOPATH S X (0.297:0.297:0.297) (0.735:0.735:0.735))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_27\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.264:0.265:0.267) (0.701:0.701:0.701))
    (IOPATH S X (0.436:0.436:0.436) (0.765:0.765:0.765))
    (IOPATH S X (0.306:0.306:0.306) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_27\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.350:0.352:0.353) (0.349:0.349:0.349))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_29\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.354:0.355:0.356) (0.725:0.726:0.727))
    (IOPATH A1 X (0.238:0.423:0.607) (0.675:0.778:0.882))
    (IOPATH S X (0.477:0.477:0.477) (0.810:0.810:0.810))
    (IOPATH S X (0.351:0.351:0.351) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_29\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.405:0.405:0.405) (0.808:0.808:0.808))
    (IOPATH S X (0.481:0.481:0.481) (0.816:0.816:0.816))
    (IOPATH S X (0.355:0.355:0.355) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_29\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.293:0.295) (0.711:0.711:0.711))
    (IOPATH A1 X (0.295:0.301:0.307) (0.731:0.731:0.732))
    (IOPATH S X (0.449:0.449:0.449) (0.780:0.780:0.780))
    (IOPATH S X (0.319:0.319:0.319) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_29\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.372:0.373:0.375) (0.365:0.366:0.366))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_3\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.314:0.314) (0.679:0.679:0.680))
    (IOPATH A1 X (0.331:0.331:0.331) (0.688:0.688:0.688))
    (IOPATH S X (0.425:0.425:0.425) (0.749:0.749:0.749))
    (IOPATH S X (0.297:0.297:0.297) (0.725:0.725:0.725))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_3\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.336:0.337:0.337) (0.699:0.700:0.701))
    (IOPATH A1 X (0.318:0.319:0.320) (0.707:0.707:0.708))
    (IOPATH S X (0.433:0.433:0.433) (0.760:0.760:0.760))
    (IOPATH S X (0.304:0.304:0.304) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_3\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.237:0.239:0.241) (0.655:0.655:0.655))
    (IOPATH A1 X (0.240:0.242:0.244) (0.674:0.674:0.674))
    (IOPATH S X (0.441:0.441:0.441) (0.769:0.769:0.769))
    (IOPATH S X (0.316:0.316:0.316) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_3\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.390:0.390:0.390) (0.748:0.748:0.748))
    (IOPATH S X (0.456:0.456:0.456) (0.790:0.790:0.790))
    (IOPATH S X (0.330:0.330:0.330) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_3\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.261:0.264:0.266) (0.683:0.683:0.683))
    (IOPATH A1 X (0.261:0.263:0.264) (0.699:0.699:0.699))
    (IOPATH S X (0.427:0.427:0.427) (0.754:0.754:0.754))
    (IOPATH S X (0.296:0.296:0.296) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_3\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.363:0.364:0.366) (0.371:0.371:0.371))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_31\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.366:0.367:0.367) (0.734:0.735:0.736))
    (IOPATH A1 X (0.371:0.371:0.372) (0.736:0.736:0.736))
    (IOPATH S X (0.477:0.477:0.477) (0.812:0.812:0.812))
    (IOPATH S X (0.351:0.351:0.351) (0.785:0.785:0.785))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_31\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.386:0.386:0.386) (0.789:0.789:0.789))
    (IOPATH S X (0.468:0.468:0.468) (0.803:0.803:0.803))
    (IOPATH S X (0.342:0.342:0.342) (0.775:0.775:0.775))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_31\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.264:0.266:0.268) (0.683:0.683:0.684))
    (IOPATH A1 X (0.274:0.276:0.277) (0.708:0.708:0.708))
    (IOPATH S X (0.428:0.428:0.428) (0.756:0.756:0.756))
    (IOPATH S X (0.298:0.298:0.298) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_31\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.360:0.362:0.363) (0.358:0.358:0.358))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_33\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.365:0.365:0.366) (0.732:0.733:0.734))
    (IOPATH A1 X (0.369:0.369:0.369) (0.733:0.733:0.733))
    (IOPATH S X (0.482:0.482:0.482) (0.815:0.815:0.815))
    (IOPATH S X (0.356:0.356:0.356) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_33\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.370:0.370:0.370) (0.774:0.774:0.774))
    (IOPATH S X (0.488:0.488:0.488) (0.823:0.823:0.823))
    (IOPATH S X (0.362:0.362:0.362) (0.795:0.795:0.795))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_33\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.282:0.284:0.285) (0.700:0.700:0.701))
    (IOPATH A1 X (0.285:0.287:0.288) (0.720:0.720:0.721))
    (IOPATH S X (0.441:0.441:0.441) (0.771:0.771:0.771))
    (IOPATH S X (0.311:0.311:0.311) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_33\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.343:0.344:0.346) (0.342:0.342:0.343))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_35\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.384:0.385:0.385) (0.757:0.758:0.759))
    (IOPATH A1 X (0.396:0.396:0.396) (0.763:0.763:0.763))
    (IOPATH S X (0.496:0.496:0.496) (0.835:0.835:0.835))
    (IOPATH S X (0.370:0.370:0.370) (0.808:0.808:0.808))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_35\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.411:0.411:0.411) (0.776:0.776:0.776))
    (IOPATH S X (0.484:0.484:0.484) (0.822:0.822:0.822))
    (IOPATH S X (0.358:0.358:0.358) (0.795:0.795:0.795))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_35\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.296:0.298:0.300) (0.713:0.713:0.714))
    (IOPATH A1 X (0.309:0.310:0.311) (0.739:0.740:0.740))
    (IOPATH S X (0.445:0.445:0.445) (0.775:0.775:0.775))
    (IOPATH S X (0.315:0.315:0.315) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_35\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.379:0.380:0.381) (0.372:0.372:0.372))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_45\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.349:0.350:0.351) (0.722:0.723:0.724))
    (IOPATH A1 X (0.239:0.423:0.608) (0.676:0.779:0.883))
    (IOPATH S X (0.476:0.476:0.476) (0.810:0.810:0.810))
    (IOPATH S X (0.350:0.350:0.350) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_45\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.394:0.394:0.394) (0.765:0.765:0.765))
    (IOPATH S X (0.477:0.477:0.477) (0.812:0.812:0.812))
    (IOPATH S X (0.351:0.351:0.351) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_45\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.262:0.263:0.265) (0.677:0.678:0.678))
    (IOPATH A1 X (0.267:0.273:0.279) (0.699:0.699:0.700))
    (IOPATH S X (0.418:0.418:0.418) (0.742:0.742:0.742))
    (IOPATH S X (0.287:0.287:0.287) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_45\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.300:0.301) (0.305:0.305:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_47\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.359:0.359:0.360) (0.728:0.729:0.730))
    (IOPATH A1 X (0.368:0.368:0.368) (0.732:0.732:0.732))
    (IOPATH S X (0.480:0.480:0.480) (0.814:0.814:0.814))
    (IOPATH S X (0.354:0.354:0.354) (0.786:0.786:0.786))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_47\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.386:0.386:0.386) (0.782:0.782:0.782))
    (IOPATH S X (0.493:0.493:0.493) (0.829:0.829:0.829))
    (IOPATH S X (0.367:0.367:0.367) (0.802:0.802:0.802))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_47\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.310:0.312:0.313) (0.730:0.730:0.730))
    (IOPATH A1 X (0.309:0.311:0.312) (0.747:0.747:0.748))
    (IOPATH S X (0.463:0.463:0.463) (0.796:0.796:0.796))
    (IOPATH S X (0.332:0.332:0.332) (0.779:0.779:0.779))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_47\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.326:0.327) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_49\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.335:0.336:0.337) (0.703:0.704:0.705))
    (IOPATH A1 X (0.348:0.348:0.349) (0.709:0.709:0.709))
    (IOPATH S X (0.446:0.446:0.446) (0.779:0.779:0.779))
    (IOPATH S X (0.320:0.320:0.320) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_49\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.399:0.399:0.399) (0.765:0.765:0.765))
    (IOPATH S X (0.473:0.473:0.473) (0.811:0.811:0.811))
    (IOPATH S X (0.347:0.347:0.347) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_49\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.281:0.283:0.285) (0.699:0.699:0.699))
    (IOPATH A1 X (0.274:0.276:0.277) (0.712:0.712:0.712))
    (IOPATH S X (0.439:0.439:0.439) (0.768:0.768:0.768))
    (IOPATH S X (0.309:0.309:0.309) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_49\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.326:0.327:0.329) (0.350:0.350:0.351))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_5\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.323:0.324:0.324) (0.685:0.686:0.687))
    (IOPATH A1 X (0.333:0.333:0.333) (0.689:0.689:0.690))
    (IOPATH S X (0.431:0.431:0.431) (0.758:0.758:0.758))
    (IOPATH S X (0.305:0.305:0.305) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_5\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.341:0.342:0.343) (0.712:0.713:0.714))
    (IOPATH A1 X (0.348:0.349:0.350) (0.735:0.735:0.736))
    (IOPATH S X (0.452:0.452:0.452) (0.787:0.787:0.787))
    (IOPATH S X (0.326:0.326:0.326) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_5\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.255:0.257:0.259) (0.675:0.675:0.676))
    (IOPATH A1 X (0.254:0.256:0.257) (0.691:0.691:0.691))
    (IOPATH S X (0.455:0.455:0.455) (0.787:0.787:0.787))
    (IOPATH S X (0.329:0.329:0.329) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_5\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.369:0.369:0.369) (0.761:0.761:0.761))
    (IOPATH S X (0.465:0.465:0.465) (0.799:0.799:0.799))
    (IOPATH S X (0.339:0.339:0.339) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_5\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.292:0.293:0.295) (0.714:0.714:0.715))
    (IOPATH A1 X (0.293:0.294:0.296) (0.733:0.733:0.733))
    (IOPATH S X (0.458:0.458:0.458) (0.789:0.789:0.789))
    (IOPATH S X (0.328:0.328:0.328) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_5\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.377:0.378:0.379) (0.380:0.380:0.380))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_51\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.358:0.359:0.360) (0.736:0.737:0.738))
    (IOPATH A1 X (0.384:0.384:0.384) (0.750:0.750:0.750))
    (IOPATH S X (0.494:0.494:0.494) (0.830:0.830:0.830))
    (IOPATH S X (0.368:0.368:0.368) (0.802:0.802:0.802))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_51\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.376:0.376:0.376) (0.743:0.743:0.743))
    (IOPATH S X (0.470:0.470:0.470) (0.804:0.804:0.804))
    (IOPATH S X (0.344:0.344:0.344) (0.776:0.776:0.776))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_51\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.246:0.248:0.249) (0.660:0.660:0.660))
    (IOPATH A1 X (0.264:0.265:0.267) (0.689:0.690:0.690))
    (IOPATH S X (0.421:0.421:0.421) (0.743:0.743:0.743))
    (IOPATH S X (0.291:0.291:0.291) (0.724:0.724:0.724))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_51\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.251:0.252:0.254) (0.264:0.264:0.264))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_53\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.374:0.374:0.374) (0.727:0.727:0.727))
    (IOPATH A1 X (0.346:0.347:0.347) (0.731:0.732:0.733))
    (IOPATH S X (0.445:0.445:0.445) (0.777:0.777:0.777))
    (IOPATH S X (0.317:0.317:0.317) (0.753:0.753:0.753))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_53\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.279:0.281:0.283) (0.717:0.718:0.718))
    (IOPATH S X (0.436:0.436:0.436) (0.765:0.765:0.765))
    (IOPATH S X (0.305:0.305:0.305) (0.750:0.750:0.750))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_53\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.385:0.387:0.388) (0.376:0.376:0.376))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_55\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.380:0.380:0.380) (0.729:0.729:0.729))
    (IOPATH A1 X (0.364:0.365:0.366) (0.748:0.749:0.750))
    (IOPATH S X (0.454:0.454:0.454) (0.785:0.785:0.785))
    (IOPATH S X (0.324:0.324:0.324) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_55\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.269:0.270:0.272) (0.703:0.704:0.704))
    (IOPATH S X (0.426:0.426:0.426) (0.754:0.754:0.754))
    (IOPATH S X (0.296:0.296:0.296) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_55\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.279:0.280:0.281) (0.262:0.262:0.262))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_57\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.383:0.383:0.383) (0.727:0.727:0.727))
    (IOPATH A1 X (0.341:0.341:0.342) (0.719:0.720:0.721))
    (IOPATH S X (0.410:0.410:0.410) (0.733:0.733:0.733))
    (IOPATH S X (0.280:0.280:0.280) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_57\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.259:0.261:0.264) (0.696:0.696:0.696))
    (IOPATH S X (0.438:0.438:0.438) (0.767:0.767:0.767))
    (IOPATH S X (0.308:0.308:0.308) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_bottom_track_57\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.300:0.301) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_59\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.355:0.355:0.355) (0.732:0.732:0.732))
    (IOPATH A1 X (0.356:0.357:0.358) (0.743:0.744:0.745))
    (IOPATH S X (0.445:0.445:0.445) (0.776:0.776:0.776))
    (IOPATH S X (0.315:0.315:0.315) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_59\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.271:0.273:0.274) (0.707:0.707:0.707))
    (IOPATH S X (0.430:0.430:0.430) (0.759:0.759:0.759))
    (IOPATH S X (0.300:0.300:0.300) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_59\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.308:0.309:0.310) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_7\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.322:0.322:0.322) (0.662:0.662:0.662))
    (IOPATH A1 X (0.201:0.382:0.562) (0.630:0.733:0.836))
    (IOPATH S X (0.429:0.429:0.429) (0.755:0.755:0.755))
    (IOPATH S X (0.304:0.304:0.304) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_7\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.346:0.347:0.347) (0.713:0.714:0.714))
    (IOPATH A1 X (0.345:0.346:0.346) (0.730:0.731:0.732))
    (IOPATH S X (0.450:0.450:0.450) (0.784:0.784:0.784))
    (IOPATH S X (0.324:0.324:0.324) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_7\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.249:0.251:0.252) (0.668:0.668:0.668))
    (IOPATH A1 X (0.247:0.254:0.261) (0.682:0.682:0.683))
    (IOPATH S X (0.438:0.438:0.438) (0.767:0.767:0.767))
    (IOPATH S X (0.310:0.310:0.310) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_7\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.379:0.379:0.379) (0.772:0.772:0.772))
    (IOPATH S X (0.461:0.461:0.461) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_7\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.271:0.273) (0.687:0.688:0.688))
    (IOPATH A1 X (0.264:0.265:0.267) (0.701:0.702:0.702))
    (IOPATH S X (0.435:0.435:0.435) (0.763:0.763:0.763))
    (IOPATH S X (0.304:0.304:0.304) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_7\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.370:0.371:0.372) (0.374:0.375:0.375))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_9\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.306:0.307:0.308) (0.670:0.671:0.672))
    (IOPATH A1 X (0.324:0.324:0.324) (0.679:0.679:0.679))
    (IOPATH S X (0.419:0.419:0.419) (0.740:0.740:0.740))
    (IOPATH S X (0.290:0.290:0.290) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_9\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.343:0.343:0.344) (0.707:0.708:0.709))
    (IOPATH A1 X (0.325:0.326:0.327) (0.715:0.716:0.717))
    (IOPATH S X (0.439:0.439:0.439) (0.768:0.768:0.768))
    (IOPATH S X (0.310:0.310:0.310) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_9\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.244:0.245:0.247) (0.662:0.662:0.662))
    (IOPATH A1 X (0.242:0.244:0.245) (0.678:0.678:0.678))
    (IOPATH S X (0.441:0.441:0.441) (0.771:0.771:0.771))
    (IOPATH S X (0.315:0.315:0.315) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_9\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.401:0.401:0.401) (0.756:0.756:0.756))
    (IOPATH S X (0.453:0.453:0.453) (0.788:0.788:0.788))
    (IOPATH S X (0.327:0.327:0.327) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_bottom_track_9\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.263) (0.678:0.679:0.679))
    (IOPATH A1 X (0.259:0.260:0.262) (0.695:0.696:0.696))
    (IOPATH S X (0.426:0.426:0.426) (0.753:0.753:0.753))
    (IOPATH S X (0.296:0.296:0.296) (0.737:0.737:0.737))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_bottom_track_9\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.356:0.357:0.359) (0.366:0.366:0.367))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.373:0.373:0.373) (0.722:0.722:0.722))
    (IOPATH A1 X (0.416:0.416:0.416) (0.785:0.785:0.785))
    (IOPATH S X (0.482:0.482:0.482) (0.819:0.819:0.819))
    (IOPATH S X (0.356:0.356:0.356) (0.791:0.791:0.791))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_1\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.292:0.293) (0.669:0.669:0.669))
    (IOPATH A1 X (0.325:0.325:0.325) (0.682:0.683:0.683))
    (IOPATH S X (0.433:0.433:0.433) (0.758:0.758:0.758))
    (IOPATH S X (0.308:0.308:0.308) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.268:0.270:0.272) (0.693:0.693:0.693))
    (IOPATH A1 X (0.297:0.298:0.300) (0.731:0.731:0.731))
    (IOPATH S X (0.475:0.475:0.475) (0.811:0.811:0.811))
    (IOPATH S X (0.349:0.349:0.349) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_1\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.316:0.317:0.317) (0.691:0.692:0.693))
    (IOPATH S X (0.424:0.424:0.424) (0.746:0.746:0.746))
    (IOPATH S X (0.298:0.298:0.298) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_1\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.270:0.272:0.274) (0.696:0.696:0.696))
    (IOPATH A1 X (0.000:0.000:0.000))
    (IOPATH S X (0.451:0.451:0.451) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_1\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.357:0.358:0.359) (0.368:0.368:0.368))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_11\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.344:0.344:0.344) (0.688:0.688:0.688))
    (IOPATH A1 X (0.350:0.350:0.350) (0.741:0.741:0.741))
    (IOPATH S X (0.457:0.457:0.457) (0.788:0.788:0.788))
    (IOPATH S X (0.331:0.331:0.331) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_11\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.307:0.308:0.309) (0.703:0.703:0.704))
    (IOPATH S X (0.445:0.445:0.445) (0.772:0.772:0.772))
    (IOPATH S X (0.319:0.319:0.319) (0.745:0.745:0.745))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_11\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.231:0.232:0.234) (0.648:0.649:0.649))
    (IOPATH A1 X (0.242:0.243:0.245) (0.673:0.673:0.673))
    (IOPATH S X (0.426:0.426:0.426) (0.750:0.750:0.750))
    (IOPATH S X (0.298:0.298:0.298) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_11\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.330:0.331:0.332) (0.703:0.704:0.705))
    (IOPATH S X (0.417:0.417:0.417) (0.739:0.739:0.739))
    (IOPATH S X (0.289:0.289:0.289) (0.715:0.715:0.715))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_11\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.249:0.250:0.251) (0.683:0.684:0.685))
    (IOPATH S X (0.422:0.422:0.422) (0.746:0.746:0.746))
    (IOPATH S X (0.292:0.292:0.292) (0.729:0.729:0.729))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_11\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.342:0.344:0.345) (0.357:0.357:0.357))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_13\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.344:0.344:0.344) (0.690:0.690:0.690))
    (IOPATH A1 X (0.396:0.396:0.396) (0.749:0.749:0.749))
    (IOPATH S X (0.455:0.455:0.455) (0.787:0.787:0.787))
    (IOPATH S X (0.329:0.329:0.329) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_13\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.328:0.329:0.330) (0.703:0.704:0.705))
    (IOPATH S X (0.431:0.431:0.431) (0.755:0.755:0.755))
    (IOPATH S X (0.305:0.305:0.305) (0.727:0.727:0.727))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_13\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.287:0.289:0.291) (0.714:0.714:0.714))
    (IOPATH A1 X (0.303:0.305:0.307) (0.743:0.744:0.744))
    (IOPATH S X (0.467:0.467:0.467) (0.801:0.801:0.801))
    (IOPATH S X (0.337:0.337:0.337) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_13\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.387:0.388:0.389) (0.375:0.376:0.376))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_15\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.353:0.353:0.353) (0.697:0.697:0.697))
    (IOPATH A1 X (0.396:0.396:0.396) (0.753:0.753:0.753))
    (IOPATH S X (0.447:0.447:0.447) (0.779:0.779:0.779))
    (IOPATH S X (0.319:0.319:0.319) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_15\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.316:0.317:0.318) (0.692:0.692:0.693))
    (IOPATH S X (0.414:0.414:0.414) (0.735:0.735:0.735))
    (IOPATH S X (0.286:0.286:0.286) (0.710:0.710:0.710))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_15\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.271:0.273:0.275) (0.697:0.697:0.697))
    (IOPATH A1 X (0.290:0.292:0.295) (0.729:0.729:0.730))
    (IOPATH S X (0.450:0.450:0.450) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_15\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.328:0.329:0.331) (0.329:0.329:0.329))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_17\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.339:0.339:0.339) (0.682:0.682:0.682))
    (IOPATH A1 X (0.332:0.332:0.332) (0.732:0.732:0.732))
    (IOPATH S X (0.446:0.446:0.446) (0.777:0.777:0.777))
    (IOPATH S X (0.320:0.320:0.320) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_17\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.318:0.319:0.320) (0.721:0.721:0.722))
    (IOPATH S X (0.454:0.454:0.454) (0.788:0.788:0.788))
    (IOPATH S X (0.328:0.328:0.328) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_17\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.277:0.279:0.280) (0.700:0.700:0.701))
    (IOPATH A1 X (0.280:0.282:0.283) (0.719:0.719:0.719))
    (IOPATH S X (0.464:0.464:0.464) (0.796:0.796:0.796))
    (IOPATH S X (0.334:0.334:0.334) (0.774:0.774:0.774))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_17\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.392:0.393:0.395) (0.382:0.382:0.383))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_19\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.343:0.343:0.342) (0.689:0.689:0.689))
    (IOPATH A1 X (0.342:0.342:0.342) (0.742:0.742:0.742))
    (IOPATH S X (0.440:0.440:0.440) (0.769:0.769:0.769))
    (IOPATH S X (0.310:0.310:0.310) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_19\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.298:0.300:0.301) (0.738:0.738:0.739))
    (IOPATH S X (0.458:0.458:0.458) (0.790:0.790:0.790))
    (IOPATH S X (0.328:0.328:0.328) (0.774:0.774:0.774))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_19\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.327:0.328:0.329) (0.327:0.327:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_21\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.308:0.309:0.310) (0.691:0.691:0.692))
    (IOPATH A1 X (0.400:0.400:0.400) (0.759:0.759:0.759))
    (IOPATH S X (0.421:0.421:0.421) (0.746:0.746:0.746))
    (IOPATH S X (0.290:0.290:0.290) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_21\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.292:0.294) (0.729:0.729:0.729))
    (IOPATH S X (0.460:0.460:0.460) (0.792:0.792:0.792))
    (IOPATH S X (0.330:0.330:0.330) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_21\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.313:0.314:0.315) (0.344:0.344:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_23\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.327:0.328:0.329) (0.712:0.712:0.712))
    (IOPATH A1 X (0.364:0.364:0.364) (0.765:0.765:0.765))
    (IOPATH S X (0.442:0.442:0.442) (0.773:0.773:0.773))
    (IOPATH S X (0.312:0.312:0.312) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_23\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.291:0.293) (0.727:0.727:0.727))
    (IOPATH S X (0.447:0.447:0.447) (0.777:0.777:0.777))
    (IOPATH S X (0.317:0.317:0.317) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_23\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.281:0.282:0.283) (0.289:0.289:0.290))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_25\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.320:0.320:0.321) (0.705:0.705:0.705))
    (IOPATH A1 X (0.366:0.366:0.366) (0.740:0.740:0.740))
    (IOPATH S X (0.427:0.427:0.427) (0.755:0.755:0.755))
    (IOPATH S X (0.296:0.296:0.296) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_25\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.302:0.303:0.305) (0.741:0.741:0.741))
    (IOPATH S X (0.464:0.464:0.464) (0.796:0.796:0.796))
    (IOPATH S X (0.333:0.333:0.333) (0.778:0.778:0.778))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_25\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.397:0.398:0.399) (0.385:0.386:0.386))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_27\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.299:0.300) (0.677:0.677:0.678))
    (IOPATH A1 X (0.362:0.362:0.362) (0.718:0.718:0.718))
    (IOPATH S X (0.419:0.419:0.419) (0.742:0.742:0.742))
    (IOPATH S X (0.289:0.289:0.289) (0.722:0.722:0.722))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_27\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.284:0.286:0.288) (0.724:0.724:0.725))
    (IOPATH S X (0.444:0.444:0.444) (0.773:0.773:0.773))
    (IOPATH S X (0.312:0.312:0.312) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_27\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.359:0.360:0.361) (0.354:0.354:0.354))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_29\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.346:0.346:0.346) (0.693:0.693:0.693))
    (IOPATH A1 X (0.373:0.373:0.373) (0.774:0.774:0.774))
    (IOPATH S X (0.446:0.446:0.446) (0.780:0.780:0.780))
    (IOPATH S X (0.320:0.320:0.320) (0.754:0.754:0.754))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_29\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.345:0.346:0.346) (0.723:0.724:0.725))
    (IOPATH S X (0.435:0.435:0.435) (0.765:0.765:0.765))
    (IOPATH S X (0.309:0.309:0.309) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_29\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.259:0.261:0.263) (0.681:0.681:0.681))
    (IOPATH A1 X (0.270:0.272:0.274) (0.707:0.708:0.708))
    (IOPATH S X (0.427:0.427:0.427) (0.755:0.755:0.755))
    (IOPATH S X (0.297:0.297:0.297) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_29\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.278:0.279:0.280) (0.288:0.288:0.289))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_3\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.366:0.366:0.366) (0.710:0.711:0.711))
    (IOPATH A1 X (0.358:0.358:0.358) (0.752:0.752:0.752))
    (IOPATH S X (0.482:0.482:0.482) (0.815:0.815:0.815))
    (IOPATH S X (0.356:0.356:0.356) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_3\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.324:0.325:0.326) (0.710:0.710:0.710))
    (IOPATH A1 X (0.328:0.329:0.329) (0.731:0.731:0.731))
    (IOPATH S X (0.476:0.476:0.476) (0.809:0.809:0.809))
    (IOPATH S X (0.350:0.350:0.350) (0.782:0.782:0.782))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_3\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.268:0.269:0.271) (0.689:0.689:0.689))
    (IOPATH A1 X (0.277:0.279:0.280) (0.712:0.713:0.713))
    (IOPATH S X (0.449:0.449:0.449) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.758:0.758:0.758))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_3\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.290:0.291:0.292) (0.686:0.686:0.686))
    (IOPATH S X (0.417:0.417:0.417) (0.739:0.739:0.739))
    (IOPATH S X (0.289:0.289:0.289) (0.717:0.717:0.717))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_3\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.259:0.261) (0.682:0.682:0.683))
    (IOPATH A1 X (0.277:0.278:0.280) (0.714:0.714:0.714))
    (IOPATH S X (0.431:0.431:0.431) (0.759:0.759:0.759))
    (IOPATH S X (0.300:0.300:0.300) (0.744:0.744:0.744))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_3\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.342:0.343:0.344) (0.359:0.359:0.359))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_31\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.354:0.354:0.354) (0.698:0.698:0.698))
    (IOPATH A1 X (0.344:0.344:0.344) (0.746:0.746:0.746))
    (IOPATH S X (0.455:0.455:0.455) (0.790:0.790:0.790))
    (IOPATH S X (0.329:0.329:0.329) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_31\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.318:0.319:0.320) (0.695:0.695:0.696))
    (IOPATH S X (0.424:0.424:0.424) (0.747:0.747:0.747))
    (IOPATH S X (0.298:0.298:0.298) (0.719:0.719:0.719))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_31\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.268:0.270:0.272) (0.693:0.693:0.694))
    (IOPATH A1 X (0.287:0.288:0.290) (0.725:0.726:0.726))
    (IOPATH S X (0.448:0.448:0.448) (0.778:0.778:0.778))
    (IOPATH S X (0.317:0.317:0.317) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_31\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.339:0.340:0.341) (0.337:0.338:0.338))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_33\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.349:0.349:0.350) (0.695:0.695:0.695))
    (IOPATH A1 X (0.386:0.386:0.386) (0.788:0.788:0.788))
    (IOPATH S X (0.447:0.447:0.447) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_33\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.309:0.310:0.311) (0.710:0.710:0.711))
    (IOPATH S X (0.437:0.437:0.437) (0.766:0.766:0.766))
    (IOPATH S X (0.309:0.309:0.309) (0.743:0.743:0.743))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_33\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.281:0.282:0.283) (0.704:0.704:0.705))
    (IOPATH A1 X (0.291:0.293:0.295) (0.730:0.730:0.730))
    (IOPATH S X (0.458:0.458:0.458) (0.789:0.789:0.789))
    (IOPATH S X (0.328:0.328:0.328) (0.771:0.771:0.771))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_33\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.299:0.300) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_35\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.350:0.350:0.350) (0.698:0.698:0.698))
    (IOPATH A1 X (0.371:0.371:0.371) (0.773:0.773:0.773))
    (IOPATH S X (0.476:0.476:0.476) (0.807:0.807:0.807))
    (IOPATH S X (0.350:0.350:0.350) (0.780:0.780:0.780))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_35\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.368:0.369:0.370) (0.750:0.751:0.752))
    (IOPATH S X (0.478:0.478:0.478) (0.810:0.810:0.810))
    (IOPATH S X (0.352:0.352:0.352) (0.783:0.783:0.783))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_35\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.272:0.274:0.275) (0.692:0.693:0.693))
    (IOPATH A1 X (0.277:0.278:0.280) (0.714:0.714:0.714))
    (IOPATH S X (0.435:0.435:0.435) (0.764:0.764:0.764))
    (IOPATH S X (0.305:0.305:0.305) (0.747:0.747:0.747))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_35\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.269:0.271:0.272) (0.280:0.280:0.281))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_37\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.331:0.332:0.333) (0.718:0.718:0.718))
    (IOPATH A1 X (0.417:0.417:0.417) (0.781:0.781:0.781))
    (IOPATH S X (0.446:0.446:0.446) (0.777:0.777:0.777))
    (IOPATH S X (0.316:0.316:0.316) (0.759:0.759:0.759))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_37\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.296:0.298:0.300) (0.731:0.732:0.732))
    (IOPATH S X (0.447:0.447:0.447) (0.777:0.777:0.777))
    (IOPATH S X (0.316:0.316:0.316) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_37\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.309:0.310:0.311) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_39\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.339:0.340:0.341) (0.724:0.725:0.725))
    (IOPATH A1 X (0.401:0.401:0.401) (0.763:0.763:0.763))
    (IOPATH S X (0.452:0.452:0.452) (0.784:0.784:0.784))
    (IOPATH S X (0.322:0.322:0.322) (0.765:0.765:0.765))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_39\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.286:0.288:0.289) (0.720:0.720:0.720))
    (IOPATH S X (0.449:0.449:0.449) (0.780:0.780:0.780))
    (IOPATH S X (0.319:0.319:0.319) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_39\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.350:0.351:0.353) (0.348:0.348:0.348))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_41\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.308:0.309:0.310) (0.690:0.690:0.690))
    (IOPATH A1 X (0.366:0.366:0.366) (0.765:0.765:0.765))
    (IOPATH S X (0.424:0.424:0.424) (0.749:0.749:0.749))
    (IOPATH S X (0.294:0.294:0.294) (0.731:0.731:0.731))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_41\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.260:0.262:0.264) (0.696:0.697:0.697))
    (IOPATH S X (0.428:0.428:0.428) (0.755:0.755:0.755))
    (IOPATH S X (0.297:0.297:0.297) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_41\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.339:0.340:0.342) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_43\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.306:0.307:0.308) (0.687:0.687:0.687))
    (IOPATH A1 X (0.335:0.335:0.335) (0.733:0.733:0.733))
    (IOPATH S X (0.421:0.421:0.421) (0.746:0.746:0.746))
    (IOPATH S X (0.291:0.291:0.291) (0.728:0.728:0.728))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_43\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.264:0.266:0.267) (0.702:0.702:0.703))
    (IOPATH S X (0.424:0.424:0.424) (0.752:0.752:0.752))
    (IOPATH S X (0.293:0.293:0.293) (0.738:0.738:0.738))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE sb_8__8_\.mux_left_track_43\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.347:0.348:0.349) (0.420:0.420:0.420))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_45\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.349:0.349:0.349) (0.696:0.696:0.697))
    (IOPATH A1 X (0.370:0.370:0.370) (0.772:0.772:0.772))
    (IOPATH S X (0.467:0.467:0.467) (0.799:0.799:0.799))
    (IOPATH S X (0.341:0.341:0.341) (0.772:0.772:0.772))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_45\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.326:0.327:0.327) (0.700:0.701:0.702))
    (IOPATH S X (0.435:0.435:0.435) (0.757:0.757:0.757))
    (IOPATH S X (0.310:0.310:0.310) (0.730:0.730:0.730))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_45\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.252:0.254:0.256) (0.677:0.677:0.677))
    (IOPATH A1 X (0.271:0.273:0.275) (0.708:0.709:0.709))
    (IOPATH S X (0.427:0.427:0.427) (0.755:0.755:0.755))
    (IOPATH S X (0.296:0.296:0.296) (0.740:0.740:0.740))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_45\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.305:0.306:0.307) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_47\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.356:0.356:0.356) (0.700:0.700:0.700))
    (IOPATH A1 X (0.393:0.393:0.393) (0.752:0.752:0.752))
    (IOPATH S X (0.453:0.453:0.453) (0.788:0.788:0.788))
    (IOPATH S X (0.327:0.327:0.327) (0.761:0.761:0.761))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_47\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.339:0.340:0.341) (0.720:0.721:0.722))
    (IOPATH S X (0.438:0.438:0.438) (0.769:0.769:0.769))
    (IOPATH S X (0.312:0.312:0.312) (0.742:0.742:0.742))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_47\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.248:0.250:0.252) (0.668:0.669:0.669))
    (IOPATH A1 X (0.261:0.263:0.265) (0.696:0.696:0.696))
    (IOPATH S X (0.415:0.415:0.415) (0.740:0.740:0.740))
    (IOPATH S X (0.284:0.284:0.284) (0.726:0.726:0.726))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE sb_8__8_\.mux_left_track_47\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.258:0.259:0.260) (0.247:0.248:0.248))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_49\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.359:0.359:0.359) (0.705:0.705:0.705))
    (IOPATH A1 X (0.416:0.416:0.416) (0.779:0.779:0.779))
    (IOPATH S X (0.465:0.465:0.465) (0.800:0.800:0.800))
    (IOPATH S X (0.339:0.339:0.339) (0.773:0.773:0.773))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_49\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.298:0.299:0.300) (0.695:0.695:0.696))
    (IOPATH S X (0.436:0.436:0.436) (0.764:0.764:0.764))
    (IOPATH S X (0.311:0.311:0.311) (0.736:0.736:0.736))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_49\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.291:0.292:0.294) (0.716:0.717:0.717))
    (IOPATH A1 X (0.310:0.312:0.314) (0.748:0.748:0.749))
    (IOPATH S X (0.465:0.465:0.465) (0.797:0.797:0.797))
    (IOPATH S X (0.334:0.334:0.334) (0.781:0.781:0.781))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_49\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.336:0.337:0.338) (0.358:0.358:0.358))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_5\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.343:0.343:0.343) (0.686:0.686:0.686))
    (IOPATH A1 X (0.344:0.344:0.344) (0.735:0.735:0.735))
    (IOPATH S X (0.459:0.459:0.459) (0.789:0.789:0.789))
    (IOPATH S X (0.334:0.334:0.334) (0.762:0.762:0.762))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_5\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.340:0.341:0.342) (0.703:0.704:0.705))
    (IOPATH A1 X (0.313:0.314:0.315) (0.711:0.711:0.711))
    (IOPATH S X (0.454:0.454:0.454) (0.782:0.782:0.782))
    (IOPATH S X (0.328:0.328:0.328) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_5\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.247:0.249:0.251) (0.667:0.667:0.667))
    (IOPATH A1 X (0.256:0.257:0.259) (0.691:0.691:0.691))
    (IOPATH S X (0.445:0.445:0.445) (0.777:0.777:0.777))
    (IOPATH S X (0.319:0.319:0.319) (0.749:0.749:0.749))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_5\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.327:0.328:0.329) (0.700:0.701:0.702))
    (IOPATH S X (0.420:0.420:0.420) (0.744:0.744:0.744))
    (IOPATH S X (0.294:0.294:0.294) (0.716:0.716:0.716))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_5\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.260:0.262) (0.682:0.683:0.683))
    (IOPATH A1 X (0.274:0.275:0.276) (0.712:0.712:0.712))
    (IOPATH S X (0.440:0.440:0.440) (0.769:0.769:0.769))
    (IOPATH S X (0.309:0.309:0.309) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_5\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.347:0.348:0.349) (0.362:0.362:0.362))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_51\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.379:0.379:0.378) (0.728:0.729:0.729))
    (IOPATH A1 X (0.439:0.439:0.439) (0.794:0.794:0.794))
    (IOPATH S X (0.468:0.468:0.468) (0.801:0.801:0.801))
    (IOPATH S X (0.338:0.338:0.338) (0.782:0.782:0.782))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_51\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.296:0.298:0.300) (0.728:0.728:0.729))
    (IOPATH S X (0.448:0.448:0.448) (0.779:0.779:0.779))
    (IOPATH S X (0.318:0.318:0.318) (0.760:0.760:0.760))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_51\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.335:0.336) (0.333:0.334:0.334))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_53\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.312:0.313:0.314) (0.697:0.697:0.697))
    (IOPATH A1 X (0.335:0.335:0.335) (0.736:0.736:0.736))
    (IOPATH S X (0.437:0.437:0.437) (0.766:0.766:0.766))
    (IOPATH S X (0.307:0.307:0.307) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_53\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.272:0.274:0.275) (0.710:0.710:0.710))
    (IOPATH S X (0.439:0.439:0.439) (0.769:0.769:0.769))
    (IOPATH S X (0.309:0.309:0.309) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE sb_8__8_\.mux_left_track_53\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.356:0.357:0.359) (0.352:0.352:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_55\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.298:0.299:0.299) (0.675:0.675:0.676))
    (IOPATH A1 X (0.311:0.311:0.311) (0.707:0.707:0.707))
    (IOPATH S X (0.409:0.409:0.409) (0.729:0.729:0.729))
    (IOPATH S X (0.279:0.279:0.279) (0.712:0.712:0.712))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_55\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.264:0.265:0.267) (0.703:0.704:0.705))
    (IOPATH S X (0.433:0.433:0.433) (0.762:0.762:0.762))
    (IOPATH S X (0.302:0.302:0.302) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE sb_8__8_\.mux_left_track_55\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.265:0.267:0.268) (0.254:0.254:0.254))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_57\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.311:0.312:0.313) (0.694:0.694:0.695))
    (IOPATH A1 X (0.351:0.351:0.351) (0.722:0.722:0.722))
    (IOPATH S X (0.425:0.425:0.425) (0.751:0.751:0.751))
    (IOPATH S X (0.295:0.295:0.295) (0.734:0.734:0.734))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_57\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.302:0.304:0.306) (0.743:0.743:0.743))
    (IOPATH S X (0.473:0.473:0.473) (0.806:0.806:0.806))
    (IOPATH S X (0.343:0.343:0.343) (0.787:0.787:0.787))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_57\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.335:0.336:0.337) (0.357:0.357:0.358))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_59\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.329:0.329:0.330) (0.714:0.714:0.715))
    (IOPATH A1 X (0.391:0.391:0.391) (0.792:0.792:0.792))
    (IOPATH S X (0.478:0.478:0.478) (0.811:0.811:0.811))
    (IOPATH S X (0.352:0.352:0.352) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_59\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.347:0.347:0.348) (0.724:0.725:0.726))
    (IOPATH S X (0.452:0.452:0.452) (0.780:0.780:0.780))
    (IOPATH S X (0.327:0.327:0.327) (0.752:0.752:0.752))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_59\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.230:0.232:0.234) (0.646:0.646:0.646))
    (IOPATH A1 X (0.248:0.250:0.252) (0.676:0.677:0.677))
    (IOPATH S X (0.424:0.424:0.424) (0.747:0.747:0.747))
    (IOPATH S X (0.295:0.295:0.295) (0.725:0.725:0.725))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE sb_8__8_\.mux_left_track_59\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.195:0.196:0.198) (0.207:0.207:0.207))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_7\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.365:0.365:0.365) (0.714:0.714:0.714))
    (IOPATH A1 X (0.398:0.398:0.398) (0.760:0.760:0.760))
    (IOPATH S X (0.481:0.481:0.481) (0.816:0.816:0.816))
    (IOPATH S X (0.355:0.355:0.355) (0.789:0.789:0.789))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_7\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.303:0.303:0.304) (0.684:0.684:0.684))
    (IOPATH A1 X (0.337:0.337:0.337) (0.697:0.698:0.698))
    (IOPATH S X (0.450:0.450:0.450) (0.778:0.778:0.778))
    (IOPATH S X (0.325:0.325:0.325) (0.751:0.751:0.751))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_7\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.256:0.258:0.259) (0.678:0.679:0.679))
    (IOPATH A1 X (0.277:0.278:0.280) (0.711:0.711:0.711))
    (IOPATH S X (0.448:0.448:0.448) (0.781:0.781:0.781))
    (IOPATH S X (0.320:0.320:0.320) (0.757:0.757:0.757))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_7\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.317:0.318:0.319) (0.693:0.694:0.695))
    (IOPATH S X (0.415:0.415:0.415) (0.736:0.736:0.736))
    (IOPATH S X (0.287:0.287:0.287) (0.712:0.712:0.712))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_7\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.255:0.257:0.259) (0.680:0.680:0.680))
    (IOPATH A1 X (0.275:0.276:0.277) (0.712:0.712:0.713))
    (IOPATH S X (0.434:0.434:0.434) (0.762:0.762:0.762))
    (IOPATH S X (0.303:0.303:0.303) (0.746:0.746:0.746))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_7\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.349:0.350:0.352) (0.363:0.363:0.363))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_9\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.350:0.350:0.350) (0.692:0.692:0.692))
    (IOPATH A1 X (0.353:0.353:0.353) (0.744:0.744:0.744))
    (IOPATH S X (0.460:0.460:0.460) (0.792:0.792:0.792))
    (IOPATH S X (0.334:0.334:0.334) (0.764:0.764:0.764))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_9\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.313:0.314:0.314) (0.696:0.697:0.697))
    (IOPATH A1 X (0.316:0.317:0.318) (0.717:0.717:0.718))
    (IOPATH S X (0.459:0.459:0.459) (0.790:0.790:0.790))
    (IOPATH S X (0.333:0.333:0.333) (0.763:0.763:0.763))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_9\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.258:0.259:0.261) (0.680:0.680:0.680))
    (IOPATH A1 X (0.265:0.266:0.268) (0.702:0.703:0.703))
    (IOPATH S X (0.446:0.446:0.446) (0.777:0.777:0.777))
    (IOPATH S X (0.317:0.317:0.317) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_9\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.283:0.284:0.285) (0.676:0.676:0.676))
    (IOPATH S X (0.412:0.412:0.412) (0.731:0.731:0.731))
    (IOPATH S X (0.283:0.283:0.283) (0.708:0.708:0.708))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE sb_8__8_\.mux_left_track_9\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.251:0.252:0.253) (0.675:0.675:0.675))
    (IOPATH A1 X (0.270:0.272:0.273) (0.708:0.708:0.708))
    (IOPATH S X (0.427:0.427:0.427) (0.754:0.754:0.754))
    (IOPATH S X (0.296:0.296:0.296) (0.739:0.739:0.739))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE sb_8__8_\.mux_left_track_9\.sky130_fd_sc_hd__buf_4_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.333:0.334) (0.353:0.353:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.178:0.178:0.178) (0.180:0.180:0.180))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.345:0.345:0.345) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.444:0.444:0.444) (0.461:0.461:0.461))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.472:0.472:0.472) (0.433:0.433:0.433))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.607:0.607:0.607) (0.596:0.596:0.596))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.535:0.535:0.535) (0.522:0.522:0.522))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input7)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.590:0.590:0.590) (0.568:0.568:0.568))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input8)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.610:0.610:0.610) (0.585:0.585:0.585))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input9)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.607:0.607:0.607) (0.582:0.582:0.582))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input10)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.630:0.630:0.630) (0.610:0.610:0.610))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input11)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.649:0.649:0.649) (0.622:0.622:0.622))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input12)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.621:0.621:0.621) (0.682:0.682:0.682))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input13)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.611:0.611:0.611) (0.599:0.599:0.599))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input14)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.597:0.597:0.597) (0.591:0.591:0.591))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input15)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.549:0.549:0.549) (0.534:0.534:0.534))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input16)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.406:0.406:0.406) (0.379:0.379:0.379))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input17)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.611:0.611:0.611) (0.587:0.587:0.587))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input18)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.673:0.673:0.673) (0.635:0.635:0.635))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input19)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.468:0.468:0.468) (0.415:0.415:0.415))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input20)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.640:0.640:0.640) (0.615:0.615:0.615))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input21)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.643:0.643:0.643) (0.617:0.617:0.617))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input22)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.629:0.629:0.629) (0.608:0.608:0.608))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input23)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.632:0.632:0.632) (0.609:0.609:0.609))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input24)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.437:0.437:0.437) (0.407:0.407:0.407))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input25)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.555:0.555:0.555) (0.641:0.641:0.641))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input26)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.584:0.584:0.584) (0.583:0.583:0.583))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input27)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.602:0.602:0.602) (0.595:0.595:0.595))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input28)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.630:0.630:0.630) (0.608:0.608:0.608))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input29)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.391:0.391:0.391) (0.427:0.427:0.427))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input30)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.457:0.457:0.457) (0.422:0.422:0.422))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input31)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.465:0.465:0.465) (0.414:0.414:0.414))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input32)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.427:0.427:0.427) (0.398:0.398:0.398))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input33)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.429:0.429:0.429) (0.455:0.455:0.455))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input34)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.432:0.432:0.432) (0.400:0.400:0.400))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input35)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.608:0.608:0.608) (0.597:0.597:0.597))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input36)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.439:0.439:0.439) (0.457:0.457:0.457))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input37)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.572:0.572:0.572) (0.552:0.552:0.552))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input38)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.609:0.609:0.609) (0.584:0.584:0.584))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input39)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.524:0.524:0.524) (0.511:0.511:0.511))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input40)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.585:0.585:0.585) (0.564:0.564:0.564))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input41)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.611:0.611:0.611) (0.599:0.599:0.599))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input42)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.520:0.520:0.520) (0.616:0.616:0.616))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input43)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.390:0.390:0.390) (0.363:0.363:0.363))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input44)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.436:0.436:0.436) (0.410:0.410:0.410))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input45)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.608:0.608:0.608) (0.673:0.673:0.673))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input46)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.529:0.529:0.529) (0.515:0.515:0.515))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input47)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.521:0.521:0.521) (0.509:0.509:0.509))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input48)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.638:0.638:0.638) (0.614:0.614:0.614))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input49)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.646:0.646:0.646) (0.619:0.619:0.619))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input50)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.623:0.623:0.623) (0.602:0.602:0.602))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input51)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.626:0.626:0.626) (0.604:0.604:0.604))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input52)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.607:0.607:0.607) (0.596:0.596:0.596))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input53)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.615:0.615:0.615) (0.595:0.595:0.595))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input54)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.426:0.426:0.426) (0.398:0.398:0.398))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input55)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.475:0.475:0.475) (0.447:0.447:0.447))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input56)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.506:0.506:0.506) (0.495:0.495:0.495))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input57)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.514:0.514:0.514) (0.504:0.504:0.504))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input58)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.659:0.659:0.659) (0.627:0.627:0.627))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE input59)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.603:0.603:0.603) (0.671:0.671:0.671))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE input60)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.625:0.625:0.625) (0.608:0.608:0.608))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input61)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.573:0.573:0.573) (0.554:0.554:0.554))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input62)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.531:0.531:0.531) (0.517:0.517:0.517))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input63)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.301:0.301:0.301) (0.256:0.256:0.256))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input64)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.272:0.272:0.272) (0.238:0.238:0.238))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input65)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.260:0.260:0.260) (0.230:0.230:0.230))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input66)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.284:0.284:0.284) (0.245:0.245:0.245))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input67)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.264:0.264:0.264) (0.233:0.233:0.233))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input68)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.298:0.298) (0.253:0.253:0.253))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input69)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.261:0.261:0.261) (0.231:0.231:0.231))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input70)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.277:0.277:0.277) (0.240:0.240:0.240))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_4")
  (INSTANCE input71)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.600:0.600:0.600) (0.585:0.585:0.585))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input72)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.373:0.373:0.373) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input73)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.228:0.228:0.228) (0.218:0.218:0.218))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input74)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.189:0.189:0.189) (0.186:0.186:0.186))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE input75)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.268:0.268:0.268) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input76)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.191:0.191:0.191) (0.186:0.186:0.186))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input77)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.185:0.185:0.185) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output78)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.365:0.366:0.366) (0.363:0.364:0.364))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output79)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.358:0.358:0.358) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output80)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.382:0.382:0.382) (0.353:0.353:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output81)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.399:0.399:0.399) (0.372:0.372:0.372))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output82)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.374:0.374:0.374) (0.330:0.330:0.330))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output83)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output84)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.381:0.381:0.381) (0.335:0.335:0.335))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output85)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.328:0.328:0.328) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output86)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.332:0.332:0.332) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output87)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.373:0.373:0.373) (0.329:0.329:0.329))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output88)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.336:0.336:0.336) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output89)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output90)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.384:0.384:0.384) (0.338:0.338:0.338))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output91)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.353:0.353:0.353) (0.336:0.336:0.336))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output92)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.335:0.335:0.335) (0.321:0.321:0.321))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output93)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output94)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.374:0.374:0.374) (0.330:0.330:0.330))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output95)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output96)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.337:0.337:0.337) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output97)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.385:0.385:0.385) (0.339:0.339:0.339))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output98)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output99)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.334:0.334) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output100)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.371:0.371:0.371) (0.327:0.327:0.327))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output101)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.334:0.334:0.334) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output102)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.328:0.328:0.328) (0.314:0.314:0.314))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output103)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.364:0.364:0.364) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output104)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output105)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.364:0.364:0.364) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output106)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output107)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.341:0.341:0.341) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output108)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output109)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.378:0.378:0.378) (0.333:0.333:0.333))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output110)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.379:0.379:0.379) (0.333:0.333:0.333))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output111)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.339:0.339:0.339) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output112)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.326:0.326:0.326) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output113)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.341:0.341:0.341) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output114)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output115)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output116)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.371:0.371:0.371) (0.327:0.327:0.327))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output117)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.382:0.382:0.382) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output118)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.349:0.349:0.349) (0.330:0.330:0.330))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output119)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.335:0.335:0.335) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output120)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.377:0.377:0.377) (0.331:0.331:0.331))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output121)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.345:0.345:0.345) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output122)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.346:0.346:0.346) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output123)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.369:0.369:0.369) (0.326:0.326:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output124)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.332:0.332:0.332) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output125)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.349:0.349:0.349) (0.331:0.331:0.331))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output126)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.328:0.328:0.328) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output127)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.382:0.382:0.382) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output128)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.342:0.342:0.342) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output129)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.383:0.383:0.383) (0.335:0.335:0.335))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output130)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.371:0.371:0.371) (0.326:0.326:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output131)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.359:0.359:0.359) (0.337:0.337:0.337))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output132)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.378:0.378:0.378) (0.332:0.332:0.332))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output133)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.378:0.378:0.378) (0.332:0.332:0.332))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output134)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.330:0.330:0.330) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output135)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.328:0.328:0.328) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output136)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.320:0.320:0.320) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output137)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.325:0.325) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output138)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.363:0.363:0.363) (0.321:0.321:0.321))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output139)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.368:0.368:0.368) (0.325:0.325:0.325))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output140)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.337:0.337:0.337) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output141)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.350:0.350:0.350) (0.332:0.332:0.332))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output142)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.370:0.370:0.370) (0.326:0.326:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output143)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.335:0.335:0.335) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output144)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.340:0.340:0.340) (0.324:0.324:0.324))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output145)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output146)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.342:0.342:0.342) (0.326:0.326:0.326))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output147)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output148)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.333:0.333) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output149)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.337:0.337:0.337) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output150)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output151)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.325:0.325) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output152)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.379:0.379:0.379) (0.334:0.334:0.333))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output153)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.319:0.319:0.319) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output154)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.325:0.326:0.326) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output155)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.333:0.334:0.335) (0.318:0.318:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output156)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.335:0.336:0.336) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output157)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.322:0.322:0.322) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output158)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.399:0.400:0.400) (0.365:0.366:0.367))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output159)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.388:0.388:0.389) (0.355:0.356:0.357))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output160)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.399:0.400:0.400) (0.365:0.366:0.367))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output161)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.405:0.406:0.406) (0.370:0.371:0.372))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output162)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.408:0.408:0.409) (0.372:0.373:0.374))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output163)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.399:0.399:0.400) (0.364:0.366:0.367))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output164)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.393:0.394:0.395) (0.361:0.362:0.363))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output165)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.402:0.403:0.404) (0.368:0.369:0.370))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output166)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.380:0.380:0.380) (0.333:0.333:0.333))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output167)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.372:0.373:0.374) (0.352:0.352:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output168)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.376:0.377:0.378) (0.355:0.356:0.356))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output169)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.374:0.375:0.376) (0.353:0.354:0.354))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output170)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.374:0.375:0.376) (0.353:0.353:0.354))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output171)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.407:0.408:0.408) (0.373:0.374:0.375))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output172)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.403:0.403:0.404) (0.369:0.370:0.371))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output173)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.372:0.373:0.373) (0.351:0.351:0.351))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE output174)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.413:0.414:0.415) (0.376:0.377:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE load_slew175)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.918:0.918:0.918) (0.594:0.594:0.594))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE load_slew176)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.930:0.930:0.930) (0.598:0.598:0.598))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE load_slew177)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.053:1.053:1.053) (0.784:0.784:0.784))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE load_slew178)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.214:1.214:1.214) (0.870:0.870:0.870))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE load_slew179)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.004:1.004:1.004) (0.639:0.639:0.639))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_1_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.268:0.268:0.268) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_2_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.275:0.275:0.275) (0.285:0.285:0.285))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_3_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.271:0.271:0.271) (0.282:0.282:0.282))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_4_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.272:0.272:0.272) (0.283:0.283:0.283))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_5_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.278:0.278:0.278) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_6_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.305:0.305:0.305) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_7_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.268:0.268:0.268) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_8_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.265:0.265:0.265) (0.278:0.278:0.278))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_9_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.276:0.276:0.276) (0.287:0.287:0.287))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_10_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.270:0.270:0.270) (0.282:0.282:0.282))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_11_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.273:0.273:0.273) (0.284:0.284:0.284))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_12_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.263:0.263:0.263) (0.276:0.276:0.276))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_13_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.264:0.264:0.264) (0.277:0.277:0.277))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_14_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.305:0.305:0.305) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_15_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.294:0.294:0.294) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_16_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.283:0.283:0.283) (0.291:0.291:0.291))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_17_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.281:0.281:0.281) (0.290:0.290:0.290))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_18_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.283:0.283:0.283) (0.291:0.291:0.291))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_19_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.293:0.293:0.293) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_20_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.290:0.290:0.290) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_21_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.283:0.283:0.283) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_22_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.283:0.283:0.283) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_23_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.284:0.284:0.284) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_24_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.282:0.282:0.282) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_25_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.261:0.261:0.261) (0.276:0.276:0.276))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_26_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.295:0.295:0.295) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_27_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.269:0.269:0.269) (0.283:0.283:0.283))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_28_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.265:0.265:0.265) (0.279:0.279:0.279))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_29_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.288:0.288:0.288) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_30_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.272:0.272:0.272) (0.284:0.284:0.284))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_31_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.282:0.282:0.282) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_32_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.278:0.278:0.278) (0.289:0.289:0.289))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_33_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.273:0.273:0.273) (0.285:0.285:0.285))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_34_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.277:0.277:0.277) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_35_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.267:0.267:0.267) (0.279:0.279:0.279))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_36_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.299:0.299:0.299) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_37_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.295:0.295:0.295) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_38_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.289:0.289:0.289) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_39_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.302:0.302:0.302) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_40_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.273:0.273:0.273) (0.283:0.283:0.283))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_41_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.300:0.300:0.300) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_42_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.321:0.321:0.321) (0.321:0.321:0.321))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_43_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.308:0.308:0.308) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_44_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.281:0.281:0.281) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_45_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.293:0.293:0.293) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_46_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.301:0.301:0.301) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_47_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.303:0.303:0.303) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_48_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.284:0.284:0.284) (0.291:0.291:0.291))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_49_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.278:0.278:0.278) (0.286:0.286:0.286))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_50_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.277:0.277:0.277) (0.286:0.286:0.286))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_51_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.291:0.291:0.291) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_52_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.288:0.288:0.288) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_53_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.284:0.284:0.284) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_54_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.287:0.287:0.287) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_55_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.271:0.271:0.271) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_56_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.300:0.300:0.300) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_57_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.300:0.300:0.300) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_58_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.276:0.276:0.276) (0.285:0.285:0.285))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_59_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.282:0.282:0.282) (0.289:0.289:0.289))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_60_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.315:0.315:0.315) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_leaf_61_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.309:0.309:0.309) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_0_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.543:0.543:0.543) (0.564:0.564:0.564))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_0__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.416:0.416:0.416) (0.386:0.386:0.386))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_1__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.397:0.397:0.397) (0.373:0.373:0.373))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_2__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.419:0.419:0.419) (0.388:0.388:0.388))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_3__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.399:0.399:0.399) (0.374:0.374:0.374))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_4__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.389:0.389:0.389) (0.368:0.368:0.368))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_5__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.398:0.398:0.398) (0.373:0.373:0.373))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_6__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.380:0.380:0.380) (0.361:0.361:0.361))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_3_7__f_prog_clk)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.370:0.370:0.370) (0.355:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_0_clk0)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.423:0.423:0.423) (0.479:0.479:0.479))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_1_0__f_clk0)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.263:0.263:0.263) (0.283:0.283:0.283))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_16")
  (INSTANCE clkbuf_1_1__f_clk0)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.280:0.280:0.280) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.886:0.886:0.886) (0.806:0.806:0.806))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE hold2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.267:0.267:0.267) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.520:0.520:0.520) (0.516:0.516:0.516))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE hold4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.459:0.459:0.459) (0.376:0.376:0.376))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.676:0.676:0.676) (0.620:0.620:0.620))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.671:0.671:0.671) (0.444:0.444:0.444))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold7)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.048:1.048:1.048) (0.977:0.977:0.977))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold8)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.502:0.502:0.502) (0.499:0.499:0.499))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold9)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.468:0.468:0.468) (0.462:0.462:0.462))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold10)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.943:0.943:0.943) (0.871:0.871:0.871))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE hold11)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.425:0.425:0.425) (0.376:0.376:0.376))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold12)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.065:1.065:1.065) (0.995:0.995:0.995))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold13)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.857:0.857:0.857) (0.776:0.776:0.776))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold14)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.903:0.903:0.903) (0.793:0.793:0.793))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold15)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.477:0.477:0.477) (0.467:0.467:0.467))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold16)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.904:0.904:0.904) (0.831:0.831:0.831))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold17)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.474:0.474:0.474) (0.467:0.467:0.467))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold18)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.857:0.857:0.857) (0.755:0.755:0.755))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold19)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.624:0.624:0.624) (0.615:0.615:0.615))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold20)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.502:0.502:0.502) (0.478:0.478:0.478))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold21)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.466:0.468:0.469) (0.476:0.476:0.476))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold22)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.462:0.464:0.465) (0.471:0.471:0.471))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold23)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.706:0.706:0.706) (0.683:0.683:0.683))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_8")
  (INSTANCE hold24)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.379:0.379:0.379) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold25)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.117:1.117:1.117) (1.047:1.047:1.047))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold26)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.627:0.627:0.627) (0.618:0.618:0.618))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold27)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.915:0.915:0.915) (0.816:0.816:0.816))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold28)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.479:0.480:0.482) (0.488:0.489:0.489))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold29)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.628:0.628:0.628) (0.619:0.619:0.619))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold30)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.658:0.658:0.658) (0.649:0.649:0.649))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold31)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.985:0.985:0.985) (0.882:0.882:0.882))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold32)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.468:0.469:0.470) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold33)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.468:0.469:0.470) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold34)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.483:0.484:0.485) (0.491:0.491:0.491))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold35)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.476:0.476:0.476) (0.482:0.482:0.482))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold36)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.494:0.494:0.494) (0.461:0.461:0.461))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold37)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.623:0.623:0.623) (0.614:0.614:0.614))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold38)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.992:0.992:0.992) (0.861:0.861:0.861))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold39)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.476:0.477:0.478) (0.484:0.485:0.485))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold40)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.489:0.491:0.492) (0.500:0.500:0.500))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold41)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.498:0.499:0.500) (0.506:0.506:0.507))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold42)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.996:0.996:0.996) (0.919:0.919:0.919))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold43)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.995:0.995:0.995) (0.892:0.892:0.892))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold44)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.472:0.473:0.474) (0.479:0.480:0.480))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold45)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.856:0.858:0.859) (0.788:0.788:0.788))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold46)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.499:0.499:0.499) (0.470:0.470:0.470))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold47)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.631:0.631:0.631) (0.621:0.621:0.621))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold48)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.080:1.080:1.080) (0.971:0.971:0.971))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold49)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.495:0.496:0.498) (0.503:0.503:0.503))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold50)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.866:0.867:0.868) (0.794:0.794:0.795))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold51)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.631:0.631:0.631) (0.623:0.623:0.623))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold52)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.612:0.612:0.612) (0.545:0.545:0.545))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold53)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.493:0.494:0.495) (0.503:0.503:0.503))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold54)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.649:0.649:0.649) (0.640:0.640:0.640))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold55)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.958:0.958:0.958) (0.854:0.854:0.854))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold56)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.467:0.469:0.471) (0.478:0.478:0.478))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold57)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.651:0.651:0.651) (0.643:0.643:0.643))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold58)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.475:0.476:0.478) (0.483:0.484:0.484))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold59)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.653:0.653:0.653) (0.645:0.645:0.645))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold60)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.472:0.474:0.476) (0.480:0.481:0.481))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold61)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.877:0.878:0.879) (0.804:0.805:0.805))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold62)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.628:0.628:0.628) (0.618:0.618:0.618))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold63)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.347:0.412:0.477) (0.306:0.338:0.369))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold64)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.630:0.630:0.630) (0.621:0.621:0.621))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold65)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.338:0.400:0.461) (0.301:0.331:0.361))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold66)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.630:0.630:0.630) (0.621:0.621:0.621))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold67)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.390:0.448) (0.297:0.325:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold68)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.627:0.627:0.627) (0.618:0.618:0.618))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold69)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.332:0.393:0.453) (0.296:0.326:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold70)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.629:0.629:0.629) (0.619:0.619:0.619))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold71)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.329:0.403:0.477) (0.294:0.331:0.368))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold72)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.636:0.636:0.636) (0.627:0.627:0.627))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold73)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.400:0.470) (0.295:0.329:0.363))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold74)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.631:0.631:0.631) (0.622:0.622:0.622))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold75)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.624:0.624:0.624) (0.615:0.615:0.615))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_12")
  (INSTANCE hold76)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.332:0.400:0.468) (0.295:0.329:0.362))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold77)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.647:0.647:0.647) (0.638:0.638:0.638))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold78)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.623:0.623:0.623) (0.614:0.614:0.614))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold79)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.623:0.623:0.623) (0.614:0.614:0.614))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold80)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.635:0.635:0.635) (0.625:0.625:0.625))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold81)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.633:0.633:0.633) (0.623:0.623:0.623))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold82)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.625:0.625:0.625) (0.616:0.616:0.616))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold83)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.492:0.492:0.492) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold84)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.499:0.499:0.499) (0.485:0.485:0.485))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold85)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.485:0.485:0.485) (0.474:0.474:0.474))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold86)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.496:0.496:0.496) (0.480:0.480:0.480))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold87)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.526:0.526:0.526) (0.508:0.508:0.508))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold88)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.483:0.483:0.483) (0.469:0.469:0.469))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold89)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.490:0.490:0.490) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold90)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.501:0.501:0.501) (0.488:0.488:0.488))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold91)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.498:0.498:0.498) (0.482:0.482:0.482))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold92)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.534:0.534:0.534) (0.516:0.516:0.516))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold93)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.510:0.510:0.510) (0.494:0.494:0.494))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold94)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.506:0.506:0.506) (0.489:0.489:0.489))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold95)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.493:0.493:0.493) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold96)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.492:0.492:0.492) (0.479:0.479:0.479))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold97)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.516:0.516:0.516) (0.499:0.499:0.499))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold98)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.517:0.517:0.517) (0.500:0.500:0.500))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold99)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.507:0.507:0.507) (0.494:0.494:0.494))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold100)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.543:0.543:0.543) (0.522:0.522:0.522))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold101)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.548:0.548:0.548) (0.528:0.528:0.528))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold102)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.495:0.495:0.495) (0.485:0.485:0.485))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold103)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.478:0.478:0.478) (0.466:0.466:0.466))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold104)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.548:0.548:0.548) (0.528:0.528:0.528))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold105)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.505:0.505:0.505) (0.491:0.491:0.491))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold106)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.499:0.499:0.499) (0.484:0.484:0.484))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold107)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.503:0.503:0.503) (0.485:0.485:0.485))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold108)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.498:0.498:0.498) (0.478:0.478:0.478))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold109)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.546:0.546:0.546) (0.525:0.525:0.525))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold110)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (1.024:1.024:1.024) (0.950:0.950:0.950))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold111)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.485:0.485:0.485) (0.477:0.477:0.477))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold112)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.471:0.471:0.471) (0.449:0.449:0.449))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold113)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.653:0.653:0.653) (0.645:0.645:0.645))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold114)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.902:0.902:0.902) (0.825:0.825:0.825))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s50_1")
  (INSTANCE hold115)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.952:0.952:0.952) (0.832:0.832:0.832))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold116)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.630:0.630:0.630) (0.621:0.621:0.621))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1")
  (INSTANCE hold117)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.474:0.474:0.474) (0.466:0.466:0.466))
   )
  )
 )
)
