Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 10 17:40:20 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tangerineA7_100_wrapper_timing_summary_routed.rpt -pb tangerineA7_100_wrapper_timing_summary_routed.pb -rpx tangerineA7_100_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tangerineA7_100_wrapper
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
PDRC-190   Warning           Suboptimally placed synchronized register chain            1           
TIMING-16  Warning           Large setup violation                                      56          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.779     -305.573                     56                 7192        0.046        0.000                      0                 7192        0.000        0.000                       0                  2850  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
sysClk50                                {0.000 10.000}       20.000          50.000          
  clk100_tangerineA7_100_clk_wiz_1_0    {0.000 5.000}        10.000          100.000         
  clk320_tangerineA7_100_clk_wiz_0_0    {0.000 1.563}        3.125           320.000         
  clk64_tangerineA7_100_clk_wiz_0_0     {0.000 7.812}        15.625          64.000          
  clkfbout_tangerineA7_100_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_tangerineA7_100_clk_wiz_1_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                                  7.000        0.000                       0                     4  
  clk100_tangerineA7_100_clk_wiz_1_0          0.029        0.000                      0                 6056        0.046        0.000                      0                 6056        4.020        0.000                       0                  2517  
  clk320_tangerineA7_100_clk_wiz_0_0          0.003        0.000                      0                   48        0.196        0.000                      0                   48        0.970        0.000                       0                    46  
  clk64_tangerineA7_100_clk_wiz_0_0           4.422        0.000                      0                  577        0.067        0.000                      0                  577        7.312        0.000                       0                   277  
  clkfbout_tangerineA7_100_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  
  clkfbout_tangerineA7_100_clk_wiz_1_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk64_tangerineA7_100_clk_wiz_0_0   clk100_tangerineA7_100_clk_wiz_1_0       -5.705       -5.705                      1                    1        0.241        0.000                      0                    1  
clk64_tangerineA7_100_clk_wiz_0_0   clk320_tangerineA7_100_clk_wiz_0_0        0.088        0.000                      0                   30        0.053        0.000                      0                   30  
clk100_tangerineA7_100_clk_wiz_1_0  clk64_tangerineA7_100_clk_wiz_0_0        -5.779     -299.868                     55                   55        0.176        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk100_tangerineA7_100_clk_wiz_1_0  clk100_tangerineA7_100_clk_wiz_1_0        4.871        0.000                      0                  504        0.439        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk100_tangerineA7_100_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clk100_tangerineA7_100_clk_wiz_1_0                                          
(none)                                clk320_tangerineA7_100_clk_wiz_0_0                                          
(none)                                clkfbout_tangerineA7_100_clk_wiz_0_0                                        
(none)                                clkfbout_tangerineA7_100_clk_wiz_1_0                                        
(none)                                                                      clk100_tangerineA7_100_clk_wiz_1_0    
(none)                                                                      clk64_tangerineA7_100_clk_wiz_0_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 3.277ns (34.772%)  route 6.147ns (65.228%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.853     5.462    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.916 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.495     9.411    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.535 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.903    10.439    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[17]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.563 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1/O
                         net (fo=132, routed)         1.529    12.091    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1_n_0
    SLICE_X64Y25         MUXF7 (Prop_muxf7_S_O)       0.276    12.367 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43/O
                         net (fo=1, routed)           1.276    13.643    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.299    13.942 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7/O
                         net (fo=7, routed)           0.945    14.887    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7_n_0
    DSP48_X1Y10          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.742    15.171    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y10          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/CLK
                         clock pessimism              0.197    15.367    
                         clock uncertainty           -0.090    15.278    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.916    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 3.277ns (34.772%)  route 6.147ns (65.228%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.853     5.462    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.916 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.495     9.411    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.535 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.903    10.439    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[17]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.563 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1/O
                         net (fo=132, routed)         1.529    12.091    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1_n_0
    SLICE_X64Y25         MUXF7 (Prop_muxf7_S_O)       0.276    12.367 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43/O
                         net (fo=1, routed)           1.276    13.643    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.299    13.942 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7/O
                         net (fo=7, routed)           0.945    14.887    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7_n_0
    DSP48_X1Y11          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.745    15.174    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y11          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2/CLK
                         clock pessimism              0.197    15.370    
                         clock uncertainty           -0.090    15.281    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.919    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 3.321ns (35.996%)  route 5.905ns (64.004%))
  Logic Levels:           6  (LUT3=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.838     5.447    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.901 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.071     8.972    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X59Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.096 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.965    10.061    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA_reg[11]_0[21]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.185 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1/O
                         net (fo=3, routed)           0.486    10.670    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.794 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=171, routed)         1.222    12.016    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.140 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[7]_i_9/O
                         net (fo=1, routed)           1.081    13.222    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[7]_i_9_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[7]_i_3/O
                         net (fo=1, routed)           0.000    13.346    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[7]_i_3_n_0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I1_O)      0.247    13.593 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[7]_i_1/O
                         net (fo=7, routed)           1.081    14.674    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[7]
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.745    15.174    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/CLK
                         clock pessimism              0.269    15.442    
                         clock uncertainty           -0.090    15.353    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.624    14.729    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 3.277ns (35.000%)  route 6.086ns (65.000%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.853     5.462    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.916 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.495     9.411    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.535 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.903    10.439    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[17]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.563 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1/O
                         net (fo=132, routed)         1.529    12.091    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1_n_0
    SLICE_X64Y25         MUXF7 (Prop_muxf7_S_O)       0.276    12.367 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43/O
                         net (fo=1, routed)           1.276    13.643    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.299    13.942 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7/O
                         net (fo=7, routed)           0.884    14.825    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7_n_0
    DSP48_X1Y9           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.742    15.171    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y9           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
                         clock pessimism              0.197    15.367    
                         clock uncertainty           -0.090    15.278    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.916    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 3.277ns (35.000%)  route 6.086ns (65.000%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.853     5.462    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.916 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.495     9.411    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.535 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.903    10.439    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[17]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.563 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1/O
                         net (fo=132, routed)         1.529    12.091    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[2]_i_1_n_0
    SLICE_X64Y25         MUXF7 (Prop_muxf7_S_O)       0.276    12.367 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43/O
                         net (fo=1, routed)           1.276    13.643    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_43_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.299    13.942 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7/O
                         net (fo=7, routed)           0.884    14.825    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_7_n_0
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.745    15.174    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/CLK
                         clock pessimism              0.197    15.370    
                         clock uncertainty           -0.090    15.281    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.919    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 3.283ns (35.759%)  route 5.898ns (64.241%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.838     5.447    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.901 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.071     8.972    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X59Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.096 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.965    10.061    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA_reg[11]_0[21]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.185 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1/O
                         net (fo=3, routed)           0.486    10.670    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.794 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2/O
                         net (fo=171, routed)         1.586    12.380    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X66Y30         LUT5 (Prop_lut5_I2_O)        0.124    12.504 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[8]_i_7/O
                         net (fo=1, routed)           0.963    13.467    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[8]_i_7_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.591 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[8]_i_2/O
                         net (fo=1, routed)           0.000    13.591    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[8]_i_2_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I0_O)      0.209    13.800 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[8]_i_1/O
                         net (fo=7, routed)           0.828    14.628    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[8]
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.745    15.174    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/CLK
                         clock pessimism              0.269    15.442    
                         clock uncertainty           -0.090    15.353    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.623    14.730    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 3.162ns (34.800%)  route 5.924ns (65.200%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.853     5.462    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.916 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.353     9.269    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][4]
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.393 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=3, routed)           1.116    10.510    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[20]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124    10.634 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_12/O
                         net (fo=136, routed)         1.512    12.146    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_12_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124    12.270 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[10]_i_4/O
                         net (fo=1, routed)           0.796    13.066    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[10]_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.190 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[10]_i_2/O
                         net (fo=1, routed)           0.000    13.190    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[10]_i_2_n_0
    SLICE_X61Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    13.402 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[10]_i_1/O
                         net (fo=7, routed)           1.146    14.549    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[10]
    DSP48_X1Y10          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.742    15.171    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y10          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/CLK
                         clock pessimism              0.197    15.367    
                         clock uncertainty           -0.090    15.278    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.625    14.653    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 3.337ns (35.588%)  route 6.040ns (64.412%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.008     8.967    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[7]
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.091 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.294    10.385    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[15]
    SLICE_X63Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.509 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_222/O
                         net (fo=136, routed)         1.185    11.694    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_222_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_217/O
                         net (fo=1, routed)           0.000    11.818    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_217_n_0
    SLICE_X50Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    12.032 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_83/O
                         net (fo=1, routed)           1.249    13.281    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_83_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.297    13.578 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_17/O
                         net (fo=7, routed)           1.304    14.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_17_n_0
    DSP48_X1Y9           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.742    15.171    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y9           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
                         clock pessimism              0.269    15.439    
                         clock uncertainty           -0.090    15.350    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    14.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[16]_psdsp_12/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 3.167ns (33.673%)  route 6.238ns (66.327%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.853     5.462    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.916 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.353     9.269    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][4]
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.393 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=3, routed)           1.116    10.510    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[20]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124    10.634 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_12/O
                         net (fo=136, routed)         1.922    12.555    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_12_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    12.679 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[4]_i_11/O
                         net (fo=1, routed)           0.679    13.359    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[4]_i_11_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.124    13.483 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[4]_i_3/O
                         net (fo=1, routed)           0.000    13.483    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[4]_i_3_n_0
    SLICE_X59Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    13.700 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[4]_i_1/O
                         net (fo=7, routed)           1.168    14.868    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[4]
    SLICE_X59Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[16]_psdsp_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.670    15.099    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X59Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[16]_psdsp_12/C
                         clock pessimism              0.197    15.296    
                         clock uncertainty           -0.090    15.206    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)       -0.233    14.973    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[16]_psdsp_12
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 3.337ns (35.588%)  route 6.040ns (64.412%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.896     5.505    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.959 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.008     8.967    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[7]
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.124     9.091 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           1.294    10.385    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[15]
    SLICE_X63Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.509 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_222/O
                         net (fo=136, routed)         1.185    11.694    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_222_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_217/O
                         net (fo=1, routed)           0.000    11.818    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_217_n_0
    SLICE_X50Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    12.032 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_83/O
                         net (fo=1, routed)           1.249    13.281    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_83_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.297    13.578 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_17/O
                         net (fo=7, routed)           1.304    14.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__1_i_17_n_0
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.745    15.174    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y8           DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/CLK
                         clock pessimism              0.269    15.442    
                         clock uncertainty           -0.090    15.353    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    14.991    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  0.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/D
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.139%)  route 0.244ns (53.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X70Y50         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.662 r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]/Q
                         net (fo=2, routed)           0.062     1.725    tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]
    SLICE_X71Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.770 r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_i_1/O
                         net (fo=17, routed)          0.182     1.951    tangerineA7_100_i/tangerineSOC_0/U0/sel
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.909     2.086    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                         clock pessimism             -0.251     1.835    
    SLICE_X71Y47         FDPE (Hold_fdpe_C_D)         0.070     1.905    tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.059%)  route 0.239ns (62.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.627     1.559    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X48Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[12]/Q
                         net (fo=31, routed)          0.239     1.940    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[12]
    SLICE_X55Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.897     2.074    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][12]/C
                         clock pessimism             -0.254     1.820    
    SLICE_X55Y36         FDRE (Hold_fdre_C_D)         0.070     1.890    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][12]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.744%)  route 0.253ns (52.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X65Y50         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerCounter_reg[4]/Q
                         net (fo=2, routed)           0.109     1.748    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerCounter_reg[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/dout[4]_i_3/O
                         net (fo=1, routed)           0.144     1.937    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[4]_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/dout_reg[4]_1
    SLICE_X63Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X63Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/dout_reg[4]/C
                         clock pessimism             -0.251     1.834    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.091     1.925    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.744%)  route 0.253ns (64.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.628     1.560    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X49Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[6]/Q
                         net (fo=18, routed)          0.253     1.955    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[6]
    SLICE_X52Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.900     2.077    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X52Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[6]/C
                         clock pessimism             -0.254     1.823    
    SLICE_X52Y39         FDRE (Hold_fdre_C_D)         0.066     1.889    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.742%)  route 0.271ns (59.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.626     1.558    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X53Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[13]/Q
                         net (fo=16, routed)          0.271     1.970    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[13]
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.015 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout[13]_i_1/O
                         net (fo=1, routed)           0.000     2.015    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout[13]_i_1_n_0
    SLICE_X50Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.902     2.079    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X50Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[13]/C
                         clock pessimism             -0.254     1.825    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.121     1.946    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.791%)  route 0.174ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.640     1.572    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X72Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y26         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.174     1.887    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB18_X2Y10         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.955     2.133    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y10         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.505     1.628    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.811    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.603%)  route 0.279ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.627     1.559    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X48Y37         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[12]/Q
                         net (fo=31, routed)          0.279     1.979    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[12]
    SLICE_X57Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.896     2.073    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X57Y33         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[7][12]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.070     1.889    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.405%)  route 0.281ns (66.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.628     1.560    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X51Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[29]/Q
                         net (fo=31, routed)          0.281     1.982    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[29]
    SLICE_X55Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.897     2.074    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][29]/C
                         clock pessimism             -0.254     1.820    
    SLICE_X55Y36         FDRE (Hold_fdre_C_D)         0.070     1.890    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12][29]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.820%)  route 0.270ns (59.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.626     1.558    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X53Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]/Q
                         net (fo=16, routed)          0.270     1.969    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]
    SLICE_X49Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.014 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout[15]_i_1/O
                         net (fo=1, routed)           0.000     2.014    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout[15]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.904     2.081    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X49Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[15]/C
                         clock pessimism             -0.254     1.827    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.092     1.919    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[29][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.851%)  route 0.288ns (67.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.624     1.556    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X53Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[5]/Q
                         net (fo=31, routed)          0.288     1.985    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[5]
    SLICE_X51Y29         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[29][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.892     2.069    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X51Y29         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[29][5]/C
                         clock pessimism             -0.254     1.815    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.070     1.885    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[29][5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_tangerineA7_100_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y15      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y9       tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y11      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y13      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y17      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y20     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y20     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y39     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[28]_i_36/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y39     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[28]_i_36/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y50     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y50     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y52     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y52     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y20     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y20     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y39     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[28]_i_36/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y39     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[28]_i_36/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y50     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y50     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y52     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X70Y52     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk320_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk320_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.704ns (30.657%)  route 1.592ns (69.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.626     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.259     8.399    
                         clock uncertainty           -0.260     8.139    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.524     7.615    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.704ns (30.657%)  route 1.592ns (69.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.626     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.259     8.399    
                         clock uncertainty           -0.260     8.139    
    SLICE_X85Y119        FDRE (Setup_fdre_C_R)       -0.429     7.710    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.704ns (30.657%)  route 1.592ns (69.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.626     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.259     8.399    
                         clock uncertainty           -0.260     8.139    
    SLICE_X85Y119        FDRE (Setup_fdre_C_R)       -0.429     7.710    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.704ns (30.657%)  route 1.592ns (69.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.626     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.259     8.399    
                         clock uncertainty           -0.260     8.139    
    SLICE_X85Y119        FDRE (Setup_fdre_C_R)       -0.429     7.710    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.704ns (30.657%)  route 1.592ns (69.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.626     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.259     8.399    
                         clock uncertainty           -0.260     8.139    
    SLICE_X85Y119        FDRE (Setup_fdre_C_R)       -0.429     7.710    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.704ns (30.657%)  route 1.592ns (69.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.626     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.259     8.399    
                         clock uncertainty           -0.260     8.139    
    SLICE_X85Y119        FDRE (Setup_fdre_C_R)       -0.429     7.710    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.828ns (32.493%)  route 1.720ns (67.507%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.754     7.740    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X89Y118        LUT3 (Prop_lut3_I1_O)        0.124     7.864 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.864    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[0]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.275     8.418    
                         clock uncertainty           -0.260     8.158    
    SLICE_X89Y118        FDRE (Setup_fdre_C_D)        0.031     8.189    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/D2
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.518ns (31.859%)  route 1.108ns (68.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.132 - 3.125 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.317    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     5.835 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/Q
                         net (fo=1, routed)           1.108     6.943    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/D1
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.578     8.132    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                         clock pessimism              0.259     8.391    
                         clock uncertainty           -0.260     8.131    
    OLOGIC_X1Y102        ODDR (Setup_oddr_C_D2)      -0.834     7.297    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/D1
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.456ns (29.232%)  route 1.104ns (70.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.132 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/Q
                         net (fo=1, routed)           1.104     6.876    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/D0
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.578     8.132    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                         clock pessimism              0.259     8.391    
                         clock uncertainty           -0.260     8.131    
    OLOGIC_X1Y102        ODDR (Setup_oddr_C_D1)      -0.834     7.297    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.828ns (34.184%)  route 1.594ns (65.816%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.145 - 3.125 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.316    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.812     6.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.708 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.154     6.862    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.986 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.628     7.614    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X89Y117        LUT3 (Prop_lut3_I1_O)        0.124     7.738 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.738    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[6]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.591     8.145    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.275     8.420    
                         clock uncertainty           -0.260     8.160    
    SLICE_X89Y117        FDRE (Setup_fdre_C_D)        0.032     8.192    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  0.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.127     1.795    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[5]
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.059     1.599    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.127     1.818    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.066     1.606    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.139     1.830    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock[1]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.070     1.610    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.550%)  route 0.175ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.175     1.843    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[6]
    SLICE_X89Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.863     2.041    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.072     1.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.066%)  route 0.179ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.179     1.846    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.070     1.611    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.159     1.828    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[2]
    SLICE_X89Y118        LUT3 (Prop_lut3_I0_O)        0.045     1.873 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[0]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.092     1.620    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.597     1.529    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159     1.829    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[6]
    SLICE_X89Y117        LUT3 (Prop_lut3_I0_O)        0.045     1.874 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[4]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.092     1.621    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.288%)  route 0.185ns (56.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.185     1.851    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[4]
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.052     1.593    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.583%)  route 0.222ns (54.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.222     1.890    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/data1[1]
    SLICE_X88Y118        LUT3 (Prop_lut3_I0_O)        0.045     1.935 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[1]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y118        FDRE (Hold_fdre_C_D)         0.121     1.663    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.564%)  route 0.196ns (46.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.128     1.655 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.196     1.850    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[5]
    SLICE_X88Y120        LUT3 (Prop_lut3_I0_O)        0.098     1.948 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.948    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[3]
    SLICE_X88Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.863     2.041    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.121     1.661    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk320_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y0    tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y104    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y122    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y106    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y102    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.125       1.876      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X88Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 3.428ns (32.183%)  route 7.223ns (67.817%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.646 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.079    13.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X75Y60         LUT6 (Prop_lut6_I3_O)        0.326    14.266 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_2/O
                         net (fo=3, routed)           0.537    14.803    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_2_n_0
    SLICE_X72Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.927 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_8/O
                         net (fo=1, routed)           0.498    15.425    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_8_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.549 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_2/O
                         net (fo=1, routed)           0.444    15.993    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_2_n_0
    SLICE_X72Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.117 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_1/O
                         net (fo=1, routed)           0.000    16.117    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[23]
    SLICE_X72Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.591    20.646    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[23]/C
                         clock pessimism              0.188    20.834    
                         clock uncertainty           -0.324    20.510    
    SLICE_X72Y58         FDRE (Setup_fdre_C_D)        0.029    20.539    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[23]
  -------------------------------------------------------------------
                         required time                         20.539    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.503ns  (logic 3.304ns (31.456%)  route 7.199ns (68.544%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.562 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.079    13.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X75Y60         LUT6 (Prop_lut6_I3_O)        0.326    14.266 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_2/O
                         net (fo=3, routed)           0.947    15.213    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_2_n_0
    SLICE_X70Y59         LUT5 (Prop_lut5_I4_O)        0.124    15.337 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_4/O
                         net (fo=2, routed)           0.508    15.845    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_4_n_0
    SLICE_X70Y59         LUT5 (Prop_lut5_I4_O)        0.124    15.969 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[16]_i_1/O
                         net (fo=1, routed)           0.000    15.969    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[16]
    SLICE_X70Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.507    20.562    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X70Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/C
                         clock pessimism              0.188    20.750    
                         clock uncertainty           -0.324    20.426    
    SLICE_X70Y59         FDRE (Setup_fdre_C_D)        0.077    20.503    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]
  -------------------------------------------------------------------
                         required time                         20.503    
                         arrival time                         -15.969    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.500ns  (logic 3.304ns (31.465%)  route 7.196ns (68.535%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.562 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.079    13.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X75Y60         LUT6 (Prop_lut6_I3_O)        0.326    14.266 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_2/O
                         net (fo=3, routed)           0.947    15.213    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[21]_i_2_n_0
    SLICE_X70Y59         LUT5 (Prop_lut5_I4_O)        0.124    15.337 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_4/O
                         net (fo=2, routed)           0.505    15.842    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_4_n_0
    SLICE_X70Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_1/O
                         net (fo=1, routed)           0.000    15.966    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[22]
    SLICE_X70Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.507    20.562    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X70Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/C
                         clock pessimism              0.188    20.750    
                         clock uncertainty           -0.324    20.426    
    SLICE_X70Y59         FDRE (Setup_fdre_C_D)        0.081    20.507    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]
  -------------------------------------------------------------------
                         required time                         20.507    
                         arrival time                         -15.966    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 3.428ns (32.659%)  route 7.068ns (67.341%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 20.645 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.238    14.099    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X74Y59         LUT6 (Prop_lut6_I3_O)        0.326    14.425 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[21]_i_2/O
                         net (fo=3, routed)           0.325    14.750    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[21]_i_2_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.874 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_5/O
                         net (fo=1, routed)           0.407    15.281    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_5_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.405 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_2/O
                         net (fo=1, routed)           0.433    15.838    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_2_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I0_O)        0.124    15.962 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_1/O
                         net (fo=1, routed)           0.000    15.962    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[23]_i_1_n_0
    SLICE_X73Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.590    20.645    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/C
                         clock pessimism              0.188    20.833    
                         clock uncertainty           -0.324    20.509    
    SLICE_X73Y59         FDRE (Setup_fdre_C_D)        0.029    20.538    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[23]
  -------------------------------------------------------------------
                         required time                         20.538    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.092ns  (logic 3.304ns (32.738%)  route 6.788ns (67.262%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.562 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.238    14.099    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X74Y59         LUT6 (Prop_lut6_I3_O)        0.326    14.425 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[21]_i_2/O
                         net (fo=3, routed)           0.332    14.757    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[21]_i_2_n_0
    SLICE_X72Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.881 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_3/O
                         net (fo=2, routed)           0.552    15.434    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_3_n_0
    SLICE_X71Y59         LUT5 (Prop_lut5_I4_O)        0.124    15.558 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[16]_i_1/O
                         net (fo=1, routed)           0.000    15.558    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[16]_i_1_n_0
    SLICE_X71Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.507    20.562    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/C
                         clock pessimism              0.188    20.750    
                         clock uncertainty           -0.324    20.426    
    SLICE_X71Y59         FDRE (Setup_fdre_C_D)        0.029    20.455    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[16]
  -------------------------------------------------------------------
                         required time                         20.455    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 3.304ns (32.748%)  route 6.785ns (67.252%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.562 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.238    14.099    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X74Y59         LUT6 (Prop_lut6_I3_O)        0.326    14.425 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[21]_i_2/O
                         net (fo=3, routed)           0.332    14.757    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[21]_i_2_n_0
    SLICE_X72Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.881 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_3/O
                         net (fo=2, routed)           0.549    15.431    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_3_n_0
    SLICE_X71Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_1/O
                         net (fo=1, routed)           0.000    15.555    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[22]_i_1_n_0
    SLICE_X71Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.507    20.562    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/C
                         clock pessimism              0.188    20.750    
                         clock uncertainty           -0.324    20.426    
    SLICE_X71Y59         FDRE (Setup_fdre_C_D)        0.031    20.457    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.001ns  (logic 2.950ns (29.497%)  route 7.051ns (70.503%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 20.647 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.101    12.712    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[12]
    SLICE_X72Y55         LUT5 (Prop_lut5_I1_O)        0.124    12.836 f  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[14]_i_3/O
                         net (fo=4, routed)           1.344    14.180    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[14]_i_3_n_0
    SLICE_X71Y59         LUT4 (Prop_lut4_I2_O)        0.124    14.304 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[13]_i_4/O
                         net (fo=1, routed)           1.039    15.343    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[13]_i_4_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.467 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[13]_i_1/O
                         net (fo=1, routed)           0.000    15.467    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/p_0_in[13]
    SLICE_X74Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.592    20.647    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[13]/C
                         clock pessimism              0.188    20.835    
                         clock uncertainty           -0.324    20.511    
    SLICE_X74Y59         FDRE (Setup_fdre_C_D)        0.077    20.588    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor_reg[13]
  -------------------------------------------------------------------
                         required time                         20.588    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 3.186ns (32.235%)  route 6.698ns (67.765%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 20.647 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.101    12.712    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[12]
    SLICE_X72Y55         LUT5 (Prop_lut5_I4_O)        0.152    12.864 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[6]_i_3/O
                         net (fo=4, routed)           1.351    14.215    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[6]_i_3_n_0
    SLICE_X75Y60         LUT6 (Prop_lut6_I3_O)        0.332    14.547 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[6]_i_2/O
                         net (fo=2, routed)           0.678    15.225    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[6]_i_2_n_0
    SLICE_X75Y60         LUT6 (Prop_lut6_I0_O)        0.124    15.349 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[6]_i_1/O
                         net (fo=1, routed)           0.000    15.349    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[6]_i_1_n_0
    SLICE_X75Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.592    20.647    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X75Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[6]/C
                         clock pessimism              0.188    20.835    
                         clock uncertainty           -0.324    20.511    
    SLICE_X75Y60         FDRE (Setup_fdre_C_D)        0.031    20.542    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[6]
  -------------------------------------------------------------------
                         required time                         20.542    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 3.408ns (34.569%)  route 6.451ns (65.431%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 20.647 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.098    12.709    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamDoutForPixelGen[28]
    SLICE_X72Y55         LUT3 (Prop_lut3_I0_O)        0.152    12.861 r  tangerineA7_100_i/tangerineSOC_0/U0/pgLutBackgroundColor[15]_i_5/O
                         net (fo=12, routed)          1.363    14.224    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[12]
    SLICE_X75Y60         LUT5 (Prop_lut5_I0_O)        0.352    14.576 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[7]_i_2/O
                         net (fo=1, routed)           0.422    14.998    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[7]_i_2_n_0
    SLICE_X76Y60         LUT6 (Prop_lut6_I5_O)        0.326    15.324 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[7]_i_1/O
                         net (fo=1, routed)           0.000    15.324    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[7]_i_1_n_0
    SLICE_X76Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.592    20.647    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X76Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[7]/C
                         clock pessimism              0.188    20.835    
                         clock uncertainty           -0.324    20.511    
    SLICE_X76Y60         FDRE (Setup_fdre_C_D)        0.079    20.590    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[7]
  -------------------------------------------------------------------
                         required time                         20.590    
                         arrival time                         -15.324    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 2.950ns (30.202%)  route 6.818ns (69.798%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 20.645 - 15.625 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.856     5.465    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.919 f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.568     9.487    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.611 f  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=5, routed)           3.101    12.712    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/doutb[12]
    SLICE_X72Y55         LUT5 (Prop_lut5_I1_O)        0.124    12.836 f  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[14]_i_3/O
                         net (fo=4, routed)           1.346    14.182    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutBackgroundColor[14]_i_3_n_0
    SLICE_X71Y59         LUT4 (Prop_lut4_I2_O)        0.124    14.306 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[13]_i_4/O
                         net (fo=1, routed)           0.803    15.109    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[13]_i_4_n_0
    SLICE_X72Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.233 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[13]_i_1/O
                         net (fo=1, routed)           0.000    15.233    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor[13]_i_1_n_0
    SLICE_X72Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.590    20.645    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[13]/C
                         clock pessimism              0.188    20.833    
                         clock uncertainty           -0.324    20.509    
    SLICE_X72Y59         FDRE (Setup_fdre_C_D)        0.029    20.538    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLutLetterColor_reg[13]
  -------------------------------------------------------------------
                         required time                         20.538    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  5.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.684%)  route 0.168ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X63Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[4]/Q
                         net (fo=8, routed)           0.168     1.807    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.880     2.058    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.557    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.740    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.623%)  route 0.168ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X63Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[2]/Q
                         net (fo=8, routed)           0.168     1.808    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.880     2.058    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.557    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.740    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.210ns (36.859%)  route 0.360ns (63.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X66Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[0]/Q
                         net (fo=49, routed)          0.360     2.022    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst_n_39
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.046     2.068 r  tangerineA7_100_i/tangerineSOC_0/U0/fontRomA[4]_i_1/O
                         net (fo=1, routed)           0.000     2.068    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[1]
    SLICE_X62Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X62Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[4]/C
                         clock pessimism             -0.251     1.834    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.131     1.965    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterColor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.592     1.523    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X75Y62         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterColor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterColor_reg[7]/Q
                         net (fo=1, routed)           0.052     1.717    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterColor_reg_n_0_[7]
    SLICE_X74Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_2/O
                         net (fo=1, routed)           0.000     1.762    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_2_n_0
    SLICE_X74Y62         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.864     2.041    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X74Y62         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[7]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.121     1.657    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.748%)  route 0.360ns (63.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X66Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[0]/Q
                         net (fo=49, routed)          0.360     2.022    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst_n_39
    SLICE_X62Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.067 r  tangerineA7_100_i/tangerineSOC_0/U0/fontRomA[3]_i_1/O
                         net (fo=1, routed)           0.000     2.067    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBDout[0]
    SLICE_X62Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X62Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[3]/C
                         clock pessimism             -0.251     1.834    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.120     1.954    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.602     1.534    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/pixelClk
    SLICE_X86Y109        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.065     1.740    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue_n_0
    SLICE_X86Y109        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.873     2.051    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y109        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
                         clock pessimism             -0.517     1.534    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.075     1.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.525%)  route 0.231ns (58.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X66Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[6]/Q
                         net (fo=8, routed)           0.231     1.893    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.880     2.058    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.578    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.761    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X66Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[5]/Q
                         net (fo=8, routed)           0.232     1.894    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.880     2.058    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.578    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.761    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.394%)  route 0.232ns (58.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X66Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA_reg[1]/Q
                         net (fo=8, routed)           0.232     1.895    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.880     2.058    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.578    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.761    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.591     1.522    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X72Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y61         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg[22]/Q
                         net (fo=1, routed)           0.053     1.716    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor_reg_n_0_[22]
    SLICE_X73Y61         LUT4 (Prop_lut4_I2_O)        0.045     1.761 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB[6]_i_1/O
                         net (fo=1, routed)           0.000     1.761    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB[6]_i_1_n_0
    SLICE_X73Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.863     2.040    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X73Y61         FDRE (Hold_fdre_C_D)         0.092     1.627    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk64_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y24     tangerineA7_100_i/tangerineSOC_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y24     tangerineA7_100_i/tangerineSOC_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y8      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y9      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y11     tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y10     tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X87Y116    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y116    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y114    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y114    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y116    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y116    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y115    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y118    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y114    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X87Y114    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0
  To Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0
  To Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineA7_100_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.705ns,  Total Violation       -5.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@110.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        4.719ns  (logic 0.456ns (9.664%)  route 4.263ns (90.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 115.010 - 110.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 114.683 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M21                                               0.000   109.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000   109.375    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   110.873 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   112.889    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   112.985 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634   114.619    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   111.178 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   112.889    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   112.985 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.698   114.683    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X77Y77         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.456   115.139 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           4.263   119.402    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/pgVSync
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    110.000   110.000 r  
    M21                                               0.000   110.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   110.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   111.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   113.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   113.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680   115.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   111.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   113.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   113.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.580   115.010    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/mainClock
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.071   115.081    
                         clock uncertainty           -1.340   113.741    
    SLICE_X76Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044   113.697    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                        113.697    
                         arrival time                        -119.402    
  -------------------------------------------------------------------
                         slack                                 -5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.141ns (6.960%)  route 1.885ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.585     1.516    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X77Y77         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           1.885     3.542    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/pgVSync
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.855     2.032    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/mainClock
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism             -0.188     1.844    
                         clock uncertainty            1.340     3.184    
    SLICE_X76Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.301    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk320_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.990%)  route 1.838ns (76.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 8.142 - 3.125 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.710     5.320    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.456     5.776 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           1.838     7.613    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[7]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.737 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.737    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[7]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.588     8.142    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.095     8.237    
                         clock uncertainty           -0.444     7.793    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)        0.032     7.825    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.580ns (24.153%)  route 1.821ns (75.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.710     5.320    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.456     5.776 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           1.821     7.597    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[2]
    SLICE_X89Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.721 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.721    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[2]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X89Y118        FDRE (Setup_fdre_C_D)        0.032     7.826    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.419ns (20.114%)  route 1.664ns (79.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.419     5.740 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[9]/Q
                         net (fo=1, routed)           1.664     7.404    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[9]
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.095     8.235    
                         clock uncertainty           -0.444     7.791    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)       -0.265     7.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.580ns (24.417%)  route 1.795ns (75.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.456     5.777 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.795     7.572    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[2]
    SLICE_X89Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.696 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.696    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[2]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X89Y118        FDRE (Setup_fdre_C_D)        0.029     7.823    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.580ns (24.576%)  route 1.780ns (75.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 8.142 - 3.125 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.716     5.326    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y110        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           1.780     7.562    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[6]
    SLICE_X87Y119        LUT3 (Prop_lut3_I2_O)        0.124     7.686 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.686    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[6]
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.588     8.142    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.095     8.237    
                         clock uncertainty           -0.444     7.793    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)        0.029     7.822    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.518ns (22.969%)  route 1.737ns (77.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.711     5.321    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.518     5.839 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           1.737     7.576    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[8]
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.095     8.235    
                         clock uncertainty           -0.444     7.791    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)       -0.062     7.729    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.086%)  route 1.814ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 8.140 - 3.125 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.710     5.320    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.456     5.776 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           1.814     7.590    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[8]
    SLICE_X84Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.586     8.140    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.095     8.235    
                         clock uncertainty           -0.444     7.791    
    SLICE_X84Y119        FDRE (Setup_fdre_C_D)       -0.028     7.763    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.928%)  route 1.747ns (75.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.713     5.323    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     5.779 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           1.747     7.525    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[4]
    SLICE_X89Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.649 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.649    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[4]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X89Y118        FDRE (Setup_fdre_C_D)        0.031     7.825    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.580ns (24.377%)  route 1.799ns (75.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.143 - 3.125 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.705     5.315    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           1.799     7.570    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[3]
    SLICE_X88Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.694 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.694    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[3]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.589     8.143    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
                         clock pessimism              0.095     8.238    
                         clock uncertainty           -0.444     7.794    
    SLICE_X88Y118        FDRE (Setup_fdre_C_D)        0.077     7.871    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.580ns (24.967%)  route 1.743ns (75.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.145 - 3.125 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.710     5.320    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.456     5.776 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           1.743     7.519    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[6]
    SLICE_X89Y117        LUT3 (Prop_lut3_I2_O)        0.124     7.643 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.643    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[6]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.591     8.145    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.095     8.240    
                         clock uncertainty           -0.444     7.796    
    SLICE_X89Y117        FDRE (Setup_fdre_C_D)        0.032     7.828    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.514%)  route 0.721ns (79.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           0.721     2.388    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[2]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.433 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.433    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[2]
    SLICE_X86Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.208ns (22.281%)  route 0.726ns (77.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]/Q
                         net (fo=1, routed)           0.726     2.416    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[4]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.044     2.460 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.460    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[4]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.107     2.395    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.768%)  route 0.755ns (80.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.598     1.530    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.755     2.425    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[5]
    SLICE_X89Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.470 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.470    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[5]
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.107     2.395    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.116%)  route 0.739ns (79.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X89Y114        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/Q
                         net (fo=1, routed)           0.739     2.410    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[1]
    SLICE_X89Y120        LUT3 (Prop_lut3_I2_O)        0.045     2.455 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.455    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[1]
    SLICE_X89Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.863     2.041    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y120        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/C
                         clock pessimism             -0.198     1.843    
                         clock uncertainty            0.444     2.287    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.091     2.378    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.362%)  route 0.726ns (77.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           0.726     2.416    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[6]
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.461 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.461    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[6]
    SLICE_X86Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.864     2.042    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y119        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/C
                         clock pessimism             -0.198     1.844    
                         clock uncertainty            0.444     2.288    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.572%)  route 0.764ns (80.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.598     1.530    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.764     2.435    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[2]
    SLICE_X89Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.480 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.480    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[2]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                         clock pessimism             -0.198     1.845    
                         clock uncertainty            0.444     2.289    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.092     2.381    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.126%)  route 0.787ns (80.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.787     2.458    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[1]
    SLICE_X89Y117        LUT3 (Prop_lut3_I2_O)        0.045     2.503 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.503    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[1]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.846    
                         clock uncertainty            0.444     2.290    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.091     2.381    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.951%)  route 0.795ns (81.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.598     1.530    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y116        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.795     2.466    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[0]
    SLICE_X89Y117        LUT3 (Prop_lut3_I2_O)        0.045     2.511 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.511    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[0]
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.866     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y117        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.198     1.846    
                         clock uncertainty            0.444     2.290    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.092     2.382    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.227ns (22.530%)  route 0.781ns (77.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     1.533    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y110        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.781     2.441    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[7]
    SLICE_X88Y118        LUT3 (Prop_lut3_I2_O)        0.099     2.540 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.540    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[7]
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.845    
                         clock uncertainty            0.444     2.289    
    SLICE_X88Y118        FDRE (Hold_fdre_C_D)         0.121     2.410    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.971%)  route 0.794ns (81.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.599     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y115        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.794     2.466    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[2]
    SLICE_X89Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.511 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.511    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[2]
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.865     2.043    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y118        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
                         clock pessimism             -0.198     1.845    
                         clock uncertainty            0.444     2.289    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.091     2.380    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Setup :           55  Failing Endpoints,  Worst Slack       -5.779ns,  Total Violation     -299.868ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.627ns  (logic 0.580ns (12.534%)  route 4.047ns (87.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 145.565 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          2.048   149.869    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510   145.565    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/C
                         clock pessimism              0.071   145.635    
                         clock uncertainty           -1.340   144.296    
    SLICE_X68Y52         FDRE (Setup_fdre_C_CE)      -0.205   144.091    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]
  -------------------------------------------------------------------
                         required time                        144.091    
                         arrival time                        -149.869    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.627ns  (logic 0.580ns (12.534%)  route 4.047ns (87.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 145.565 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          2.048   149.869    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510   145.565    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[12]/C
                         clock pessimism              0.071   145.635    
                         clock uncertainty           -1.340   144.296    
    SLICE_X68Y52         FDRE (Setup_fdre_C_CE)      -0.205   144.091    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[12]
  -------------------------------------------------------------------
                         required time                        144.091    
                         arrival time                        -149.869    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.627ns  (logic 0.580ns (12.534%)  route 4.047ns (87.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 145.565 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          2.048   149.869    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510   145.565    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[5]/C
                         clock pessimism              0.071   145.635    
                         clock uncertainty           -1.340   144.296    
    SLICE_X68Y52         FDRE (Setup_fdre_C_CE)      -0.205   144.091    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[5]
  -------------------------------------------------------------------
                         required time                        144.091    
                         arrival time                        -149.869    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.565ns  (logic 0.580ns (12.707%)  route 3.984ns (87.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 145.564 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          1.985   149.806    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509   145.564    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[10]/C
                         clock pessimism              0.071   145.634    
                         clock uncertainty           -1.340   144.295    
    SLICE_X71Y53         FDRE (Setup_fdre_C_CE)      -0.205   144.090    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[10]
  -------------------------------------------------------------------
                         required time                        144.090    
                         arrival time                        -149.806    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.565ns  (logic 0.580ns (12.707%)  route 3.984ns (87.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 145.564 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          1.985   149.806    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509   145.564    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/C
                         clock pessimism              0.071   145.634    
                         clock uncertainty           -1.340   144.295    
    SLICE_X71Y53         FDRE (Setup_fdre_C_CE)      -0.205   144.090    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[2]
  -------------------------------------------------------------------
                         required time                        144.090    
                         arrival time                        -149.806    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.565ns  (logic 0.580ns (12.707%)  route 3.984ns (87.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 145.564 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          1.985   149.806    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509   145.564    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/C
                         clock pessimism              0.071   145.634    
                         clock uncertainty           -1.340   144.295    
    SLICE_X71Y53         FDRE (Setup_fdre_C_CE)      -0.205   144.090    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[3]
  -------------------------------------------------------------------
                         required time                        144.090    
                         arrival time                        -149.806    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.565ns  (logic 0.580ns (12.707%)  route 3.984ns (87.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 145.564 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          1.985   149.806    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509   145.564    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/C
                         clock pessimism              0.071   145.634    
                         clock uncertainty           -1.340   144.295    
    SLICE_X71Y53         FDRE (Setup_fdre_C_CE)      -0.205   144.090    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]
  -------------------------------------------------------------------
                         required time                        144.090    
                         arrival time                        -149.806    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.644ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.528ns  (logic 0.580ns (12.810%)  route 3.948ns (87.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 145.564 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          1.948   149.770    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509   145.564    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/C
                         clock pessimism              0.071   145.634    
                         clock uncertainty           -1.340   144.295    
    SLICE_X70Y54         FDRE (Setup_fdre_C_CE)      -0.169   144.126    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]
  -------------------------------------------------------------------
                         required time                        144.126    
                         arrival time                        -149.770    
  -------------------------------------------------------------------
                         slack                                 -5.644    

Slack (VIOLATED) :        -5.644ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.528ns  (logic 0.580ns (12.810%)  route 3.948ns (87.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 145.564 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          2.000   147.698    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y52         LUT6 (Prop_lut6_I4_O)        0.124   147.822 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_comp_1/O
                         net (fo=14, routed)          1.948   149.770    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.509   145.564    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/C
                         clock pessimism              0.071   145.634    
                         clock uncertainty           -1.340   144.295    
    SLICE_X70Y54         FDRE (Setup_fdre_C_CE)      -0.169   144.126    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]
  -------------------------------------------------------------------
                         required time                        144.126    
                         arrival time                        -149.770    
  -------------------------------------------------------------------
                         slack                                 -5.644    

Slack (VIOLATED) :        -5.643ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        4.635ns  (logic 0.580ns (12.513%)  route 4.055ns (87.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 145.565 - 140.625 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 145.242 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.632   145.242    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456   145.698 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.838   147.536    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y51         LUT6 (Prop_lut6_I4_O)        0.124   147.660 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[0]_i_1_comp/O
                         net (fo=1, routed)           2.217   149.877    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[0]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510   145.565    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/C
                         clock pessimism              0.071   145.635    
                         clock uncertainty           -1.340   144.296    
    SLICE_X68Y51         FDRE (Setup_fdre_C_D)       -0.062   144.234    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]
  -------------------------------------------------------------------
                         required time                        144.234    
                         arrival time                        -149.877    
  -------------------------------------------------------------------
                         slack                                 -5.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.231ns (11.930%)  route 1.705ns (88.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.565     1.496    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X71Y57         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDSE (Prop_fdse_C_Q)         0.141     1.637 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.933     2.571    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[0]_0[0]
    SLICE_X69Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.616 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState[4]_i_3/O
                         net (fo=1, routed)           0.772     3.388    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState[4]_i_3_n_0
    SLICE_X69Y57         LUT6 (Prop_lut6_I5_O)        0.045     3.433 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState[4]_i_1/O
                         net (fo=1, routed)           0.000     3.433    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgState__0[4]
    SLICE_X69Y57         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.837     2.014    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X69Y57         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.188     1.826    
                         clock uncertainty            1.340     3.166    
    SLICE_X69Y57         FDRE (Hold_fdre_C_D)         0.091     3.257    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.186ns (9.440%)  route 1.784ns (90.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.784     3.424    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X70Y54         LUT6 (Prop_lut6_I4_O)        0.045     3.469 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[8]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.469    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[8]_i_1_n_0
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X70Y54         FDRE (Hold_fdre_C_D)         0.121     3.288    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.186ns (9.472%)  route 1.778ns (90.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.778     3.417    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X69Y51         LUT5 (Prop_lut5_I3_O)        0.045     3.462 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[0]_i_1/O
                         net (fo=1, routed)           0.000     3.462    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[0]_i_1_n_0
    SLICE_X69Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.839     2.016    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X69Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[0]/C
                         clock pessimism             -0.188     1.828    
                         clock uncertainty            1.340     3.168    
    SLICE_X69Y51         FDRE (Hold_fdre_C_D)         0.092     3.260    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.452%)  route 1.782ns (90.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.782     3.421    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X69Y52         LUT5 (Prop_lut5_I3_O)        0.045     3.466 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[1]_i_1/O
                         net (fo=1, routed)           0.000     3.466    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[1]_i_1_n_0
    SLICE_X69Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.839     2.016    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X69Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[1]/C
                         clock pessimism             -0.188     1.828    
                         clock uncertainty            1.340     3.168    
    SLICE_X69Y52         FDRE (Hold_fdre_C_D)         0.092     3.260    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.186ns (9.292%)  route 1.816ns (90.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.816     3.455    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X70Y54         LUT6 (Prop_lut6_I4_O)        0.045     3.500 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[9]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.500    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[9]_i_1_n_0
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X70Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X70Y54         FDRE (Hold_fdre_C_D)         0.121     3.288    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.186ns (9.411%)  route 1.790ns (90.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.790     3.430    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X69Y54         LUT5 (Prop_lut5_I3_O)        0.045     3.475 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[2]_i_1/O
                         net (fo=1, routed)           0.000     3.475    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[2]_i_1_n_0
    SLICE_X69Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X69Y54         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[2]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X69Y54         FDRE (Hold_fdre_C_D)         0.092     3.259    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.186ns (9.406%)  route 1.791ns (90.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.791     3.431    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y53         LUT6 (Prop_lut6_I4_O)        0.045     3.476 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.476    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[1]_i_1_n_0
    SLICE_X68Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X68Y53         FDRE (Hold_fdre_C_D)         0.092     3.259    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.186ns (9.362%)  route 1.801ns (90.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.801     3.440    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y53         LUT6 (Prop_lut6_I4_O)        0.045     3.485 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.485    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[7]_i_1_n_0
    SLICE_X68Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[7]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X68Y53         FDRE (Hold_fdre_C_D)         0.091     3.258    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.186ns (9.357%)  route 1.802ns (90.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.802     3.441    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X68Y53         LUT6 (Prop_lut6_I4_O)        0.045     3.486 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_2_comp/O
                         net (fo=1, routed)           0.000     3.486    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_2_n_0
    SLICE_X68Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[13]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X68Y53         FDRE (Hold_fdre_C_D)         0.092     3.259    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.186ns (9.333%)  route 1.807ns (90.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X67Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vmMode_reg[3]_replica/Q
                         net (fo=20, routed)          1.807     3.446    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/vmMode_reg[3]_1[1]_repN_alias
    SLICE_X71Y53         LUT6 (Prop_lut6_I4_O)        0.045     3.491 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.491    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[6]_i_1_n_0
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.838     2.015    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X71Y53         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/C
                         clock pessimism             -0.188     1.827    
                         clock uncertainty            1.340     3.167    
    SLICE_X71Y53         FDRE (Hold_fdre_C_D)         0.092     3.259    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[16]__1/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[16]__1/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.859    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[16]__1
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[5]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[5]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.859    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[6]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[6]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.859    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[6]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[8]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[8]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.859    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[8]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.859    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[3]__1/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.456ns (9.992%)  route 4.108ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.108     9.979    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y33         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[3]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.659    15.088    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y33         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[3]__1/C
                         clock pessimism              0.269    15.357    
                         clock uncertainty           -0.090    15.267    
    SLICE_X55Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.862    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[3]__1
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]__1/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.456ns (9.992%)  route 4.108ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.108     9.979    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X55Y33         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.659    15.088    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X55Y33         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]__1/C
                         clock pessimism              0.269    15.357    
                         clock uncertainty           -0.090    15.267    
    SLICE_X55Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.862    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[9]__1
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[10]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X54Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X54Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[10]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.945    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul_reg[10]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[9]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X54Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X54Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[9]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.945    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu_reg[9]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[1]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.456ns (9.972%)  route 4.117ns (90.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.805     5.415    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         4.117     9.988    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X54Y31         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.656    15.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X54Y31         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[1]/C
                         clock pessimism              0.269    15.354    
                         clock uncertainty           -0.090    15.264    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.945    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[27]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.435%)  route 0.246ns (63.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.246     1.952    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X70Y45         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y45         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[27]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X70Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[30]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.435%)  route 0.246ns (63.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.246     1.952    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X70Y45         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y45         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[30]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X70Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[25]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.946%)  route 0.262ns (65.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.262     1.969    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X70Y46         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y46         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[25]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X70Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[26]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.946%)  route 0.262ns (65.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.262     1.969    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X70Y46         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y46         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[26]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X70Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[29]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.435%)  route 0.246ns (63.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.246     1.952    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X71Y45         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X71Y45         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[29]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X71Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[31]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.435%)  route 0.246ns (63.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.246     1.952    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X71Y45         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X71Y45         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[31]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X71Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDIn_reg[24]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.700%)  route 0.318ns (69.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.318     2.024    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X66Y45         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDIn_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X66Y45         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDIn_reg[24]/C
                         clock pessimism             -0.483     1.602    
    SLICE_X66Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDIn_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[25]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.986%)  route 0.300ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.300     2.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X70Y44         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y44         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[25]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X70Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[31]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.986%)  route 0.300ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.300     2.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X70Y44         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X70Y44         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[31]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X70Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[25]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X71Y47         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.706 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=525, routed)         0.281     1.987    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X69Y45         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.908     2.085    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X69Y45         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[25]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X69Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.499    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.616ns  (logic 0.124ns (1.290%)  route 9.492ns (98.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.692     9.616    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X72Y28         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.712     5.141    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X72Y28         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.372ns  (logic 0.045ns (1.029%)  route 4.327ns (98.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          3.047     3.047    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.045     3.092 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         1.279     4.372    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X72Y28         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.916     2.093    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X72Y28         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.084ns (44.803%)  route 5.031ns (55.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.624     5.234    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X56Y56         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDSE (Prop_fdse_C_Q)         0.518     5.752 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           5.031    10.783    lopt
    G20                  OBUF (Prop_obuf_I_O)         3.566    14.349 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.349    led1[0]
    G20                                                               r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTxd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.044ns (49.134%)  route 4.187ns (50.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.842     5.452    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y31         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDSE (Prop_fdse_C_Q)         0.456     5.908 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           4.187    10.095    uartTxd_OBUF
    E3                   OBUF (Prop_obuf_I_O)         3.588    13.683 r  uartTxd_OBUF_inst/O
                         net (fo=0)                   0.000    13.683    uartTxd
    E3                                                                r  uartTxd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTxd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.429ns (50.596%)  route 1.396ns (49.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.646     1.578    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y31         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDSE (Prop_fdse_C_Q)         0.141     1.719 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           1.396     3.115    uartTxd_OBUF
    E3                   OBUF (Prop_obuf_I_O)         1.288     4.403 r  uartTxd_OBUF_inst/O
                         net (fo=0)                   0.000     4.403    uartTxd
    E3                                                                r  uartTxd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.430ns (43.297%)  route 1.873ns (56.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.563     1.494    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X56Y56         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDSE (Prop_fdse_C_Q)         0.164     1.658 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.873     3.531    lopt
    G20                  OBUF (Prop_obuf_I_O)         1.266     4.798 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.798    led1[0]
    G20                                                               r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk320_tangerineA7_100_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.429ns  (logic 2.428ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.723     6.895    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.367 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     7.368    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_OB)    1.956     9.325 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     9.325    hdmiDN[2]
    G1                                                                r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.428ns  (logic 2.427ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.723     6.895    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.367 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     7.368    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_O)     1.955     9.324 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     9.324    hdmiDP[2]
    G2                                                                r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.427ns  (logic 2.426ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721     6.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     7.365 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     7.366    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_OB)    1.954     9.321 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     9.321    hdmiDN[1]
    E2                                                                r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 2.425ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721     6.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     7.365 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     7.366    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_O)     1.953     9.320 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     9.320    hdmiDP[1]
    F2                                                                r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 2.424ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722     6.894    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.366 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     7.367    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_OB)    1.952     9.319 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.319    hdmiDN[0]
    D1                                                                r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.424ns  (logic 2.423ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722     6.894    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.366 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     7.367    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_O)     1.951     9.318 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     9.318    hdmiDP[0]
    E1                                                                r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 2.425ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.880    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.472     7.352 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     7.353    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_OB)    1.953     9.306 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     9.306    hdmiClkN
    C4                                                                r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 2.424ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.880    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.472     7.352 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     7.353    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_O)     1.952     9.305 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     9.305    hdmiClkP
    D4                                                                r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 1.076ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.588     1.520    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177     1.697 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.698    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_O)     0.899     2.597 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     2.597    hdmiClkP
    D4                                                                r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 1.077ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.588     1.520    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177     1.697 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.698    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_OB)    0.900     2.598 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.598    hdmiClkN
    C4                                                                r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 1.076ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     1.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.705    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_O)     0.899     2.603 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     2.603    hdmiDP[0]
    E1                                                                r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 1.077ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     1.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.705    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_OB)    0.900     2.604 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.604    hdmiDN[0]
    D1                                                                r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 1.078ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     1.703 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.704    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_O)     0.901     2.605 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     2.605    hdmiDP[1]
    F2                                                                r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 1.079ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     1.703 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.704    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_OB)    0.902     2.606 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     2.606    hdmiDN[1]
    E2                                                                r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 1.080ns (99.908%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.177     1.705 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.706    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_O)     0.903     2.609 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     2.609    hdmiDP[2]
    G2                                                                r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.177     1.705 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.706    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_OB)    0.904     2.610 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     2.610    hdmiDN[2]
    G1                                                                r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    M21                                               0.000    50.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    50.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498    51.498 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016    53.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.610 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634    55.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441    51.803 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710    53.514    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    53.610 f  tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.634    55.244    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_buf_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_buf_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    M21                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498    11.498 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016    13.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    13.610 f  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807    15.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    11.495 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    13.514    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    13.610 f  tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    15.417    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_buf_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_buf_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Max Delay           415 Endpoints
Min Delay           415 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_reg/S
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.057ns  (logic 0.124ns (1.122%)  route 10.933ns (98.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         4.133    11.057    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X74Y32         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.715     5.144    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y32         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataSenderReady_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.057ns  (logic 0.124ns (1.122%)  route 10.933ns (98.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         4.133    11.057    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X75Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.715     5.144    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[11]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.057ns  (logic 0.124ns (1.122%)  route 10.933ns (98.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         4.133    11.057    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/reset
    SLICE_X75Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.715     5.144    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X75Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter_reg[12]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.914    10.838    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.665     5.094    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.914    10.838    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.665     5.094    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.914    10.838    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.665     5.094    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 0.124ns (1.144%)  route 10.714ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.914    10.838    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.665     5.094    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.826ns  (logic 0.124ns (1.145%)  route 10.702ns (98.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.903    10.826    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.667     5.096    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[24]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.826ns  (logic 0.124ns (1.145%)  route 10.702ns (98.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.903    10.826    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.667     5.096    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[25]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.826ns  (logic 0.124ns (1.145%)  route 10.702ns (98.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.903    10.826    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset
    SLICE_X55Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.667     5.096    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X55Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mtimeTimer_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartRxd
                            (input port)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.312ns (19.176%)  route 1.315ns (80.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  uartRxd (IN)
                         net (fo=0)                   0.000     0.000    uartRxd
    F3                   IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uartRxd_IBUF_inst/O
                         net (fo=1, routed)           1.315     1.627    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/uartRX
    SLICE_X80Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.921     2.098    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/mainClock
    SLICE_X80Y32         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.045ns (2.609%)  route 1.680ns (97.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.680     1.680    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/resetn
    SLICE_X73Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.725    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_2
    SLICE_X73Y27         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.915     2.092    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y27         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.090ns (4.408%)  route 1.952ns (95.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.896     1.896    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.941 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[3]_i_2/O
                         net (fo=1, routed)           0.056     1.997    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/p_0_in__0[0]
    SLICE_X74Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.042 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.042    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_6
    SLICE_X74Y25         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.912     2.089    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y25         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.090ns (4.381%)  route 1.964ns (95.619%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.804     1.804    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[2]_i_3/O
                         net (fo=3, routed)           0.160     2.009    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer_reg[1]
    SLICE_X74Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.054 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_7
    SLICE_X74Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.913     2.090    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.056ns  (logic 0.090ns (4.376%)  route 1.966ns (95.624%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.804     1.804    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[2]_i_3/O
                         net (fo=3, routed)           0.162     2.011    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer_reg[1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.056 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.056    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_9
    SLICE_X74Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.913     2.090    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.163%)  route 2.036ns (97.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.036     2.036    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resetn
    SLICE_X71Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.081 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataReceivedReadAcknowledge_i_1/O
                         net (fo=1, routed)           0.000     2.081    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg_0
    SLICE_X71Y34         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.902     2.079    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X71Y34         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/dataReceivedReadAcknowledge_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.162ns (7.745%)  route 1.930ns (92.255%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.804     1.804    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y27         LUT3 (Prop_lut3_I0_O)        0.049     1.853 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[6]_i_3/O
                         net (fo=2, routed)           0.125     1.979    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X73Y27         LUT6 (Prop_lut6_I2_O)        0.113     2.092 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.092    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_3
    SLICE_X73Y27         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.915     2.092    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y27         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.139ns  (logic 0.090ns (4.207%)  route 2.049ns (95.793%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.804     1.804    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[2]_i_3/O
                         net (fo=3, routed)           0.245     2.094    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer_reg[1]
    SLICE_X74Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.139 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.139    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_8
    SLICE_X74Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.913     2.090    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y26         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.165ns  (logic 0.090ns (4.157%)  route 2.075ns (95.843%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.856     1.856    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[4]_i_2/O
                         net (fo=1, routed)           0.219     2.120    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/p_0_in__0[1]
    SLICE_X74Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.165 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.165    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_5
    SLICE_X74Y25         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.912     2.089    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y25         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.178ns  (logic 0.162ns (7.440%)  route 2.016ns (92.560%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.804     1.804    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/resetn
    SLICE_X74Y27         LUT3 (Prop_lut3_I0_O)        0.049     1.853 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer[6]_i_3/O
                         net (fo=2, routed)           0.211     2.065    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X73Y27         LUT6 (Prop_lut6_I3_O)        0.113     2.178 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/rxBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.178    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst_n_4
    SLICE_X73Y27         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.915     2.092    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X73Y27         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.954ns  (logic 0.124ns (1.246%)  route 9.830ns (98.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         3.031     9.954    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X68Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.638ns  (logic 0.124ns (1.287%)  route 9.514ns (98.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.714     9.638    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X67Y51         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.326ns  (logic 0.124ns (1.330%)  route 9.202ns (98.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          6.799     6.799    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X74Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=306, routed)         2.403     9.326    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/reset
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.510     4.940    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X68Y52         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.045ns (1.645%)  route 2.690ns (98.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.170     2.735    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.836     2.013    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.045ns (1.645%)  route 2.690ns (98.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.170     2.735    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.836     2.013    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.045ns (1.645%)  route 2.690ns (98.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.170     2.735    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.836     2.013    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.045ns (1.645%)  route 2.690ns (98.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.170     2.735    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.836     2.013    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X64Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.795ns  (logic 0.045ns (1.610%)  route 2.750ns (98.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.230     2.795    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.836     2.013    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X65Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.795ns  (logic 0.045ns (1.610%)  route 2.750ns (98.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.230     2.795    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.836     2.013    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X65Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.797ns  (logic 0.045ns (1.609%)  route 2.752ns (98.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.231     2.797    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.835     2.012    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X63Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.797ns  (logic 0.045ns (1.609%)  route 2.752ns (98.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.520     2.520    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.565 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.231     2.797    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.835     2.012    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X63Y60         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.907ns  (logic 0.045ns (1.548%)  route 2.862ns (98.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.563     2.563    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X68Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.608 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.299     2.907    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X73Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.863     2.040    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.907ns  (logic 0.045ns (1.548%)  route 2.862ns (98.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.563     2.563    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/resetn
    SLICE_X68Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.608 r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.299     2.907    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X73Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.863     2.040    tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pixelClock
    SLICE_X73Y61         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgB_reg[6]/C





