{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696682846075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696682846076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 18:17:25 2023 " "Processing started: Sat Oct 07 18:17:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696682846076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696682846076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BrentKung_Adder -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BrentKung_Adder -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696682846076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696682846293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696682846293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-trivial " "Found design unit 1: andgate-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xorgate-trivial " "Found design unit 2: xorgate-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 abcgate-trivial " "Found design unit 3: abcgate-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cin_map_G-trivial " "Found design unit 4: Cin_map_G-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorgate " "Found entity 2: xorgate" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "3 abcgate " "Found entity 3: abcgate" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/Gates.vhdl" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brentkung_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file brentkung_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brentkung-behave " "Found design unit 1: brentkung-behave" {  } { { "brentkung_adder.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/brentkung_adder.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "1 brentkung " "Found entity 1: brentkung" {  } { { "brentkung_adder.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/brentkung_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment3/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696682856748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696682856778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brentkung brentkung:add_instance " "Elaborating entity \"brentkung\" for hierarchy \"brentkung:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Sem-7/VLSI_Design/Assignment3/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696682856841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate brentkung:add_instance\|xorgate:\\xor_gates_p0:0:xor_i " "Elaborating entity \"xorgate\" for hierarchy \"brentkung:add_instance\|xorgate:\\xor_gates_p0:0:xor_i\"" {  } { { "brentkung_adder.vhdl" "\\xor_gates_p0:0:xor_i" { Text "D:/Sem-7/VLSI_Design/Assignment3/brentkung_adder.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696682856866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate brentkung:add_instance\|andgate:\\and_gates_g0:1:and_i " "Elaborating entity \"andgate\" for hierarchy \"brentkung:add_instance\|andgate:\\and_gates_g0:1:and_i\"" {  } { { "brentkung_adder.vhdl" "\\and_gates_g0:1:and_i" { Text "D:/Sem-7/VLSI_Design/Assignment3/brentkung_adder.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696682856874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cin_map_G brentkung:add_instance\|Cin_map_G:cmapg " "Elaborating entity \"Cin_map_G\" for hierarchy \"brentkung:add_instance\|Cin_map_G:cmapg\"" {  } { { "brentkung_adder.vhdl" "cmapg" { Text "D:/Sem-7/VLSI_Design/Assignment3/brentkung_adder.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696682856881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abcgate brentkung:add_instance\|abcgate:\\abc_gates_g1:0:abc_i " "Elaborating entity \"abcgate\" for hierarchy \"brentkung:add_instance\|abcgate:\\abc_gates_g1:0:abc_i\"" {  } { { "brentkung_adder.vhdl" "\\abc_gates_g1:0:abc_i" { Text "D:/Sem-7/VLSI_Design/Assignment3/brentkung_adder.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696682856889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696682857033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 18:17:37 2023 " "Processing ended: Sat Oct 07 18:17:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696682857033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696682857033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696682857033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696682857033 ""}
