{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584592321424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584592321425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:32:01 2020 " "Processing started: Wed Mar 18 22:32:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584592321425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592321425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592321426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584592321706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584592321707 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad05/ALU.v " "Can't analyze file -- file ../actividad05/ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592334646 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_tb.v " "Can't analyze file -- file ALU_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592334647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334653 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria_tb.v " "Can't analyze file -- file memoria_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592334654 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "actividad06.v " "Can't analyze file -- file actividad06.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592334655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "actividad06_tb.v " "Can't analyze file -- file actividad06_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584592334656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferrom.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferrom " "Found entity 1: bufferrom" {  } { { "bufferrom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/bufferrom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferalu.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferalu " "Found entity 1: bufferalu" {  } { { "bufferalu.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/bufferalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "martes.v 1 1 " "Found 1 design units, including 1 entities, in source file martes.v" { { "Info" "ISGN_ENTITY_NAME" "1 martes " "Found entity 1: martes" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "martes_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file martes_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 martes_tb " "Found entity 1: martes_tb" {  } { { "martes_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "martes " "Elaborating entity \"martes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584592334736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:ROM " "Elaborating entity \"rom\" for hierarchy \"rom:ROM\"" {  } { { "martes.v" "ROM" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592334739 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 127 rom.v(10) " "Verilog HDL warning at rom.v(10): number of words (40) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1584592334740 "|rom"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "isa rom.v(9) " "Verilog HDL warning at rom.v(9): initial value for variable isa should be constant" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1584592334740 "|rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isa 0 rom.v(5) " "Net \"isa\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1584592334740 "|rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferrom bufferrom:bufrom " "Elaborating entity \"bufferrom\" for hierarchy \"bufferrom:bufrom\"" {  } { { "martes.v" "bufrom" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592334740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584592334747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1584592334747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "martes.v" "alu" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592334748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferalu bufferalu:bufalu " "Elaborating entity \"bufferalu\" for hierarchy \"bufferalu:bufalu\"" {  } { { "martes.v" "bufalu" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592334757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:mem " "Elaborating entity \"memoria\" for hierarchy \"memoria:mem\"" {  } { { "martes.v" "mem" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584592334758 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoria.v(11) " "Verilog HDL Always Construct warning at memoria.v(11): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoria.v(17) " "Inferred latch for \"dataOut\[0\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoria.v(17) " "Inferred latch for \"dataOut\[1\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoria.v(17) " "Inferred latch for \"dataOut\[2\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoria.v(17) " "Inferred latch for \"dataOut\[3\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoria.v(17) " "Inferred latch for \"dataOut\[4\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoria.v(17) " "Inferred latch for \"dataOut\[5\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoria.v(17) " "Inferred latch for \"dataOut\[6\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoria.v(17) " "Inferred latch for \"dataOut\[7\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] memoria.v(17) " "Inferred latch for \"dataOut\[8\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] memoria.v(17) " "Inferred latch for \"dataOut\[9\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] memoria.v(17) " "Inferred latch for \"dataOut\[10\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] memoria.v(17) " "Inferred latch for \"dataOut\[11\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] memoria.v(17) " "Inferred latch for \"dataOut\[12\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] memoria.v(17) " "Inferred latch for \"dataOut\[13\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] memoria.v(17) " "Inferred latch for \"dataOut\[14\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] memoria.v(17) " "Inferred latch for \"dataOut\[15\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[16\] memoria.v(17) " "Inferred latch for \"dataOut\[16\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[17\] memoria.v(17) " "Inferred latch for \"dataOut\[17\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[18\] memoria.v(17) " "Inferred latch for \"dataOut\[18\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[19\] memoria.v(17) " "Inferred latch for \"dataOut\[19\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[20\] memoria.v(17) " "Inferred latch for \"dataOut\[20\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[21\] memoria.v(17) " "Inferred latch for \"dataOut\[21\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[22\] memoria.v(17) " "Inferred latch for \"dataOut\[22\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[23\] memoria.v(17) " "Inferred latch for \"dataOut\[23\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[24\] memoria.v(17) " "Inferred latch for \"dataOut\[24\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[25\] memoria.v(17) " "Inferred latch for \"dataOut\[25\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[26\] memoria.v(17) " "Inferred latch for \"dataOut\[26\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[27\] memoria.v(17) " "Inferred latch for \"dataOut\[27\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[28\] memoria.v(17) " "Inferred latch for \"dataOut\[28\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[29\] memoria.v(17) " "Inferred latch for \"dataOut\[29\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[30\] memoria.v(17) " "Inferred latch for \"dataOut\[30\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[31\] memoria.v(17) " "Inferred latch for \"dataOut\[31\]\" at memoria.v(17)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/memoria.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592334760 "|martes|memoria:mem"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[0\] GND " "Pin \"dataOut\[0\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[1\] GND " "Pin \"dataOut\[1\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[2\] GND " "Pin \"dataOut\[2\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[4\] GND " "Pin \"dataOut\[4\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[5\] GND " "Pin \"dataOut\[5\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[6\] GND " "Pin \"dataOut\[6\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[7\] GND " "Pin \"dataOut\[7\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[8\] GND " "Pin \"dataOut\[8\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[9\] GND " "Pin \"dataOut\[9\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[10\] GND " "Pin \"dataOut\[10\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[11\] GND " "Pin \"dataOut\[11\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[12\] GND " "Pin \"dataOut\[12\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[13\] GND " "Pin \"dataOut\[13\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[14\] GND " "Pin \"dataOut\[14\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[15\] GND " "Pin \"dataOut\[15\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[16\] GND " "Pin \"dataOut\[16\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[17\] GND " "Pin \"dataOut\[17\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[18\] GND " "Pin \"dataOut\[18\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[19\] GND " "Pin \"dataOut\[19\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[20\] GND " "Pin \"dataOut\[20\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[21\] GND " "Pin \"dataOut\[21\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[22\] GND " "Pin \"dataOut\[22\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[23\] GND " "Pin \"dataOut\[23\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[24\] GND " "Pin \"dataOut\[24\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[25\] GND " "Pin \"dataOut\[25\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[26\] GND " "Pin \"dataOut\[26\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[27\] GND " "Pin \"dataOut\[27\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[28\] GND " "Pin \"dataOut\[28\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[29\] GND " "Pin \"dataOut\[29\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[30\] GND " "Pin \"dataOut\[30\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[31\] GND " "Pin \"dataOut\[31\]\" is stuck at GND" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|dataOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zeroFlag VCC " "Pin \"zeroFlag\" is stuck at VCC" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584592335054 "|martes|zeroFlag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584592335054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584592335059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[0\] " "No output dependent on input pin \"dir\[0\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[1\] " "No output dependent on input pin \"dir\[1\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[2\] " "No output dependent on input pin \"dir\[2\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[3\] " "No output dependent on input pin \"dir\[3\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[4\] " "No output dependent on input pin \"dir\[4\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[5\] " "No output dependent on input pin \"dir\[5\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[6\] " "No output dependent on input pin \"dir\[6\]\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|dir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "martes.v" "" { Text "/home/jorozco/Documentos/semArq/actividad07/martes.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1584592335063 "|martes|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1584592335063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584592335064 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584592335064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584592335064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584592335110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:32:15 2020 " "Processing ended: Wed Mar 18 22:32:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584592335110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584592335110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584592335110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584592335110 ""}
