// Seed: 1025826447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_5, id_6, id_7, id_8, id_9;
  wire id_10 = 1, id_11;
  assign id_9 = 1'b0 <-> 1 || 1;
  initial id_9 = ~id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire id_10;
endmodule
