from cocotb.triggers import ClockCycles


def hex_to_num(hex_string):
    vals = {
        "0": 0,
        "1": 1,
        "2": 2,
        "3": 3,
        "4": 4,
        "5": 5,
        "6": 6,
        "7": 7,
        "8": 8,
        "9": 9,
        "a": 10,
        "b": 11,
        "c": 12,
        "d": 13,
        "e": 14,
        "f": 15,
    }
    return vals[hex_string[0]] * 16 + vals[hex_string[1]]


async def reset_cpu(dut):
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    dut.rst_n.value = 0
    await ClockCycles(dut.clk, 10)
    dut.rst_n.value = 1

    # now we run a nop so that our pc actually increments
    dut.uio_in.value = hex_to_num("ea")
    await ClockCycles(dut.clk, 2)
    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 2)


async def test_zpg_instruction(
    dut, opcode, addr_LB, starting_PC, input_value, output_value, enable_pc_checks=True
):
    # feed in the opcode
    dut.uio_in.value = opcode
    assert dut.uo_out.value == (starting_PC) // 256
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == (starting_PC + 1) // 256

    # feed in the addr to read from
    dut.uio_in.value = addr_LB
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC + 1) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)

    assert dut.uo_out.value == 0  # goal HB This is ZPG

    # feed in the data we want to operate on
    dut.uio_in.value = input_value
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_LB
    await ClockCycles(dut.clk, 1)

    # wait for the ALU to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait for data bus buffer to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value == output_value  # check the value
    assert dut.uio_oe.value == hex_to_num("ff")  # check if we are outputting
    assert dut.uo_out.value == 0  # check the page we are writing to

    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value % 2 == 0  # last bit should be 0 for write
    assert dut.uo_out.value == addr_LB  # check the mem addr we are writing to
    await ClockCycles(dut.clk, 1)


async def test_zpg_instruction_jmp_specifc(
    dut, opcode, addr_LB, starting_PC, input_value, output_value, enable_pc_checks=True
):
    # feed in the opcode
    dut.uio_in.value = opcode
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC % 256)
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == starting_PC // 256

    # feed in the addr to read from
    dut.uio_in.value = addr_LB
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC + 1) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    # assert dut.uo_out.value == (starting_PC + 1) // 256

    # feed in the data we want to operate on
    dut.uio_in.value = input_value
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_LB
    await ClockCycles(dut.clk, 1)
    # assert dut.uo_out.value == 0  # this shouldn't change though

    # wait for the ALU to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait for data bus buffer to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value == output_value  # check the value
    assert dut.uio_oe.value == hex_to_num("ff")  # check if we are outputting
    assert dut.uo_out.value == 0  # check the page we are writing to

    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value % 2 == 0  # last bit should be 0 for write
    assert dut.uo_out.value == addr_LB  # check the mem addr we are writing to
    await ClockCycles(dut.clk, 1)


async def test_imm_instruction(
    dut, opcode, starting_PC, immediate_value, enable_pc_checks=True
):
    dut.uio_in.value = opcode
    assert dut.uo_out.value == (starting_PC) // 256
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == (starting_PC + 1) // 256

    dut.uio_in.value = immediate_value
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC + 1) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)

    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)


async def run_input_zpg_instruction(
    dut, opcode, addr_LB, starting_PC, input_value, enable_pc_checks=True
):
    # feed in the opcode
    dut.uio_in.value = opcode
    assert dut.uo_out.value == (starting_PC) // 256
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == (starting_PC + 1) // 256

    # feed in the addr to read from
    dut.uio_in.value = addr_LB
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == (starting_PC + 1) % 256
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the data we want to operate on
    dut.uio_in.value = input_value
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_LB
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0  # this shouldn't change though

    # wait
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)


async def test_abs_instruction(
    dut,
    opcode,
    addr_HB,
    addr_LB,
    starting_PC,
    input_value,
    output_value,
    enable_pc_checks=True,
):
    # feed in the opcode
    dut.uio_in.value = opcode
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == starting_PC
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the addr_LB to read from
    dut.uio_in.value = addr_LB
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == starting_PC + 1
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the addr_HB to read from
    dut.uio_in.value = addr_HB
    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_HB

    # feed in the data we want to operate on
    dut.uio_in.value = input_value
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_LB
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0  # this shouldn't change though

    # wait for the ALU to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait for data bus buffer to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value == output_value  # check the value
    assert dut.uio_oe.value == hex_to_num("ff")  # check if we are outputting
    assert dut.uo_out.value == addr_HB  # check the page we are writing to

    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value % 2 == 0  # last bit should be 0 for write
    assert dut.uo_out.value == addr_LB  # check the mem addr we are writing to
    await ClockCycles(dut.clk, 1)


async def run_input_abs_instruction(
    dut,
    opcode,
    addr_HB,
    addr_LB,
    starting_PC,
    input_value,
    enable_pc_checks=True,
):
    # feed in the opcode
    dut.uio_in.value = opcode
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == starting_PC
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the addr_LB to read from
    dut.uio_in.value = addr_LB
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == starting_PC + 1
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the addr_HB to read from
    dut.uio_in.value = addr_HB
    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_HB

    # feed in the data we want to operate on
    dut.uio_in.value = input_value
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == addr_LB
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0  # this shouldn't change though

    # wait for the ALU to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait for data bus buffer to get the data
    dut.uio_in.value = hex_to_num("00")
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)


async def run_jmp_abs_instruction(
    dut,
    opcode,
    addr_HB,
    addr_LB,
    starting_PC,
    enable_pc_checks=True,
):
    # feed in the opcode
    dut.uio_in.value = opcode
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == starting_PC
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the addr_LB to read from
    dut.uio_in.value = addr_LB
    await ClockCycles(dut.clk, 1)
    if enable_pc_checks:
        assert dut.uo_out.value == starting_PC + 1
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # feed in the addr_HB to read from
    dut.uio_in.value = addr_HB
    await ClockCycles(dut.clk, 1)
    assert dut.uio_out.value % 2 == 1  # last bit should be 1 for read
    await ClockCycles(dut.clk, 1)

    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)


async def run_incXY_instruction(dut, opcode, starting_PC):
    # feed in the opcode
    dut.uio_in.value = opcode
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == starting_PC
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # wait for the first state
    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait for the second state
    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)

    # wait for the third state
    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)


async def run_transfer_instruction(dut, opcode, starting_PC):
    # feed in the opcode
    dut.uio_in.value = opcode
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == starting_PC
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # wait for the first state
    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 1)
    await ClockCycles(dut.clk, 1)
