---
en_name: sunguangyu
cn_name: 孙广宇
img_url: https://eecs.pku.edu.cn/__local/A/CB/E8/D3278E8B8684976E7C6883B8D28_01417144_51D8.jpg?e=.jpg
homepage: https://eecs.pku.edu.cn/info/1341/6096.htm
intro: ['职称：研究员', '研究所：高能效计算与应用中心', '研究领域：高能效计算机体系结构、异构加速器架构与系统、高能效存储系统等  ', '办公电话：86-10-63757978', '电子邮件：gsun@pku.edu.cn', '个人主页：http://ceca.pku.edu.cn/team.php?action=show&member_id=15 ']
google_info: {'_filled': True, 'affiliation': 'Center for Energy Efficient Computing and Applications, Peking University', 'citedby': 5209, 'citedby5y': 4105, 'cites_per_year': {2009: 29, 2010: 90, 2011: 135, 2012: 211, 2013: 269, 2014: 343, 2015: 444, 2016: 610, 2017: 802, 2018: 1041, 2019: 1041, 2020: 162}}
publicationTitles: ['Optimizing fpga-based accelerator design for deep convolutional neural networks', 'A novel architecture of the 3D stacked MRAM L2 cache for CMPs', 'Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement', 'Caffeine: Toward uniformed representation and acceleration for deep convolutional neural networks', 'Emerging non-volatile memories: opportunities and challenges', 'Energy-and endurance-aware design of phase change memory caches', 'A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement', 'An efficient design and implementation of LSM-tree based key-value store on open-channel SSD', 'An efficient design and implementation of LSM-tree based key-value store on open-channel SSD', 'Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs', 'Adaptive placement and migration policy for an STT-RAM-based hybrid cache', 'Coordinated static and dynamic cache bypassing for GPUs', 'FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates', 'Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation', 'Energy-efficient CNN implementation on a deeply pipelined FPGA cluster', 'FPGA-based accelerator for long short-term memory recurrent neural networks', '3D integration for NoC-based SoC Architectures', 'An efficient compiler framework for cache bypassing on GPUs', 'Multi-level cell STT-RAM: Is it realistic or just a dream?', 'Exploiting heterogeneity for energy efficiency in chip multiprocessors', 'Access scheme of multi-level cell spin-transfer torque random access memory and its optimization', 'Energy-efficient multi-level cell phase-change memory system with data encoding', 'Variable-latency adder (VL-adder) designs for low power and NBTI tolerance', 'Nxgraph: An efficient graph processing system on a single machine', 'Enabling coordinated register allocation and thread-level parallelism optimization for GPUs', 'A frequent-value based PRAM memory architecture', "Atlas: Baidu's key-value storage system for cloud data", 'Hi-fi playback: Tolerating position errors in shift operations of racetrack memory', 'Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power', 'NoC-sprinting: Interconnect for fine-grained sprinting in the dark silicon era', '3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis', 'CREAM: A concurrent-refresh-aware DRAM memory architecture', 'Arithmetic unit design using 180nm TSV-based 3D stacking technology', 'A variation aware high level synthesis framework', 'Graphh: A processing-in-memory architecture for large-scale graph processing', 'Moguls: a model to explore the memory hierarchy for bandwidth improvements', 'Fork path: improving efficiency of oram by removing redundant memory accesses', 'Exploration of 3D stacked L2 cache design for high performance and efficient thermal control', 'A novel 3D stacked MRAM cache architecture for CMPs', 'Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface', 'Improving energy efficiency of write-asymmetric memories by log style write', 'Fabrication cost analysis for 2D, 2.5 D, and 3D IC designs', 'Energy-efficient GPU design with reconfigurable in-package graphics memory', 'Exploring the vulnerability of CMPs to soft errors with 3D stacked nonvolatile memory', 'SRPGAN: perceptual generative adversarial network for single image super resolution', '3D-SWIFT: A high-performance 3D-stacked wide IO DRAM', 'Designing scratchpad memory architecture with emerging STT-RAM memory technologies', 'An efficient compiler framework for cache bypassing on GPUs', 'Active SSD design for energy-efficiency improvement of web-scale data analysis', 'Cost-driven 3D integration with interconnect layers', 'A STT-RAM-based low-power hybrid register file for GPGPUs', 'An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes', 'H∞ repetitive control based on active damping with reduced computation delay for LCL-type grid-connected inverters', 'Prefetching techniques for STT-RAM based last-level cache in CMP systems', 'An efficient run-time encryption scheme for non-volatile main memory', 'Joint Task Assignment, Transmission, and Computing Resource Allocation in Multilayer Mobile Edge Computing Systems', 'Exploring main memory design based on racetrack memory technology', 'SBAC: A statistics based cache bypassing method for asymmetric-access caches', 'Exploring Memory Hierarchy Design with Emerging Memory Technologies', 'Perspectives of racetrack memory for large-capacity on-chip memory: From device to system', 'From device to system: Cross-layer design exploration of racetrack memory', 'Performance/thermal-aware design of 3D-stacked L2 caches for CMPs', 'Performance-centric register file design for GPUs using racetrack memory', 'Exploring data placement in racetrack memory based scratchpad memory', 'A criticality-driven microarchitectural three dimensional (3D) floorplanner', 'A nonlinear three-phase phase-locked loop based on linear active disturbance rejection controller', 'The applications of NVM technology in hardware security', 'A novel PUF based on cell error rate distribution of STT-RAM', 'GRT: a reconfigurable SDR platform with high performance and usability', 'A watermarking system for ip protection by buffer insertion technique', 'Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss', 'Asymmetric-access aware optimization for STT-RAM caches with process variations', 'Toss-up wear leveling: Protecting phase-change memories from inconsistent write patterns', '3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs', 'Statistical cache bypassing for non-volatile memory', 'RC-NVM: Enabling symmetric row and column memory accesses for in-memory databases', 'Pm3: Power modeling and power management for processing-in-memory', 'SPMS: Strand based persistent memory system', 'Data backup optimization for nonvolatile SRAM in energy harvesting sensor nodes', 'Pseudo-differential sensing framework for STT-MRAM: A cross-layer perspective', 'An architecture-level cache simulation framework supporting advanced PMA STT-MRAM', 'A probabilistic data replacement strategy for flash-based hybrid storage system', 'Three-dimensional integrated circuits: Design, eda, and architecture', 'Enabling architectural innovations using non-volatile memory', 'Optimizing cache bypassing and warp scheduling for GPUs', 'Reducing overfitting in deep convolutional neural networks using redundancy regularizer', 'PDS: Pseudo-differential sensing scheme for STT-MRAM', 'Pin tumbler lock: A shift based encryption mechanism for racetrack memory', 'Moguls: A Model to Explore the Memory Hierarchy for Throughput Computing', 'EdgeFlow: Open-source multi-layer data flow processing in edge computing for 5G and beyond', 'Memory that never forgets: emerging nonvolatile memory and the implication for architecture design', 'Leveraging emerging nonvolatile memory in high-level synthesis with loop transformations', 'Perspectives of racetrack memory based on current-induced domain wall motion: From device to system', 'Modeling and design exploration of fbdram as on-chip memory', 'Generalization in generative adversarial networks: A novel perspective from privacy protection', 'RC-NVM: Dual-addressing non-volatile memory architecture supporting both row and column memory accesses', 'Design of multi-functional grid-connected inverter based on modified repetitive control algorithm', 'Improving memory access performance of in-memory key-value store using data prefetching techniques', 'three-dimensional integrated circuits design', 'Thermal-aware design considerations for application-specific instruction set processor', 'A hierarchy watermarking technique for IP core protection', 'G2C: a generator-to-classifier framework integrating multi-stained visual cues for pathological glomerulus classification', 'CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs', 'np-ECC: Nonadjacent position error correction code for racetrack memory', 'InterFS: An Interplanted Distributed File System to Improve Storage Utilization', 'Bingjun xiao, and Jason Cong. Optimizing FPGAYbased Accelerator Design for Deep Convolutional Neural NetworNs', 'An energy-efficient 3D stacked STT-RAM cache architecture for CMPs', 'Lazy Precharge: An overhead-free method to reduce precharge overhead for memory parallelism improvement of DRAM system', 'Using NEM relay to improve 3DIC cost efficiency', 'BAYHENN: combining Bayesian deep learning and homomorphic encryption for secure DNN inference', 'P3SGD: Patient Privacy Preserving SGD for Regularizing Deep CNNs in Pathological Image Classification', 'Rapid design space exploration of two-level unified caches', 'The Evaluation of a Novel Concurrent-Refresh-Aware DRAM System', 'S2DNAS: Transforming Static CNN Model for Dynamic Inference via Neural Architecture Search', 'Accelerate service live migration in resource-limited edge computing systems', 'Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses', 'Characterizing Membership Privacy in Stochastic Gradient Langevin Dynamics', 'Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design', 'ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory', 'Shadow block: accelerating ORAM accesses with data duplication', 'Path Prefetching: Accelerating Index Searches for In-Memory Databases', 'V-PIM: An Analytical Overhead Model for Processing-in-memory Architectures', 'An Improved Multi-Tuned Filter for High Power Photovoltaic Grid-Connected Converters Based on Digital Control', 'HPC Software and Programming Environments for Big Data Applications', 'Accelerate context switch by racetrack-SRAM hybrid cells', 'Replacing Different Levels of the Memory Hierarchy with NVMs', 'Foundations and Trends® in Electronic Design Automation', 'Influence of Stacked 3D Memory/Cache Architectures on GPUs', 'CMP Architectures with Emerging 3D and Non-Volatile Memory Technologies', 'A Practical Implementation of GPU based Accelerator for Deep Neural Networks', 'ADVANCES IN DESIGN OF ENERGY-EFFICIENT CIRCUITS AND SYSTEMS—FIRST ISSUE', 'Design and Implementation of Three Dimensional Arithmetic Units', 'CASES 2013 Organization']
---
