INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Program_Files/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling apatb_lab1_1.cpp
   Compiling (apcc) lab3_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Леонид' on host 'леонид-пк' (Windows NT_amd64 version 6.1) on Tue Oct 01 21:57:32 +0300 2019
INFO: [HLS 200-10] In directory 'D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab3_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Леонид' on host 'леонид-пк' (Windows NT_amd64 version 6.1) on Tue Oct 01 21:57:36 +0300 2019
INFO: [HLS 200-10] In directory 'D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
  10*20+30+40=270 
  20*30+40+50=690 
  30*40+50+60=1310 
----------Pass!------------

D:\Program_Files\projects\hls\lab3_z1\lab2_1\solution3\sim\verilog>set PATH= 

D:\Program_Files\projects\hls\lab3_z1\lab2_1\solution3\sim\verilog>call D:/Program_Files/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_lab1_1_top glbl -prj lab1_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s lab1_1 -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab1_1_top glbl -prj lab1_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lab1_1 -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/lab1_1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab1_1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/lab1_1_mac_muladdbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1_mac_muladdbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module lab1_1_mac_muladdbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1_1_mac_muladdbkb_DSP48_0
Compiling module xil_defaultlib.lab1_1_mac_muladdbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.lab1_1
Compiling module xil_defaultlib.apatb_lab1_1_top
Compiling module work.glbl
Built simulation snapshot lab1_1

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/xsim.dir/lab1_1/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/xsim.dir/lab1_1/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct  1 21:58:12 2019. For additional details about this file, please refer to the WebTalk help file at D:/Program_Files/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 112.652 ; gain = 18.039
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 21:58:12 2019...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab1_1/xsim_script.tcl
# xsim {lab1_1} -autoloadwcfg -tclbatch {lab1_1.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab1_1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_group [add_wave_group d(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/d -into $d_group -radix hex
## set c_group [add_wave_group c(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/c -into $c_group -radix hex
## set b_group [add_wave_group b(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/b -into $b_group -radix hex
## set a_group [add_wave_group a(wire) -into $cinputgroup]
## add_wave /apatb_lab1_1_top/AESL_inst_lab1_1/a -into $a_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab1_1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_d -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_lab1_1_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_group [add_wave_group d(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/d -into $tb_d_group -radix hex
## set tb_c_group [add_wave_group c(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/c -into $tb_c_group -radix hex
## set tb_b_group [add_wave_group b(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/b -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_1_top/a -into $tb_a_group -radix hex
## save_wave_config lab1_1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [n/a] @ "125000"
// RTL Simulation : 1 / 3 [n/a] @ "145000"
// RTL Simulation : 2 / 3 [n/a] @ "155000"
// RTL Simulation : 3 / 3 [n/a] @ "165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 195 ns : File "D:/Program_Files/projects/hls/lab3_z1/lab2_1/solution3/sim/verilog/lab1_1.autotb.v" Line 405
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  1 21:58:33 2019...
  10*20+30+40=270 
  20*30+40+50=690 
  30*40+50+60=1310 
----------Pass!------------
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
