Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 17fd18b09b6c454094661a7907d4b170 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH",CLKFB...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.HDMI_top
Compiling module xil_defaultlib.HDMI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDMI_top_tb_behav
