Oh no...

Cycle: 10
Incorrect Write to Register File
MARS instruction number: 10	Instruction: lui $1,17185
MARS: Register Write to Reg: 0x01 Val: 0x43210000
Student: Register Write to Reg: 0x02 Val: 0x00001234

Cycle: 13
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA	Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0xX0 Val: 0xXXXXXXXX

Cycle: 14
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA	Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0x05 Val: 0x00000005

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


