design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/admin/projects/IC5-CASS-2024/openlane/vco_adc_wrapper,vco_adc_wrapper,24_11_13_11_29,flow completed,2h54m1s0ms,2h15m49s0ms,117341.27147668232,1.6525586513000003,52803.572164507044,45.99,-1,8140.91,47431,0,0,0,0,0,0,0,654,387,0,-1,-1,3232234,592688,-214.51,-1,-1,-1,0.0,-1208867.25,-1,-1,-1,0.0,833872937.0,0.0,53.12,52.73,24.91,30.38,-1,20317,37918,679,17872,0,0,0,37100,74,15,90,147,1152,356,112,16596,17201,17166,12,42832,22932,0,27617,87261,180642,1608077.2736,-1,-1,-1,0.0516,0.0232,5.65e-07,-1,-1,-1,5.579999999999998,25.0,40.0,25,1,45,153.18,153.6,0.3,0,16,0.55,0,sky130_fd_sc_hd,AREA 0
