

================================================================
== Vitis HLS Report for 'gramschmidt_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Tue May  6 11:36:26 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.445 us|  0.445 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |       87|       87|        12|          4|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       89|    -|
|Register             |        -|     -|      208|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      208|      148|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_115_p2   |         +|   0|  0|  12|           5|           1|
    |newSecond_fu_147_p2  |         +|   0|  0|  18|          10|          10|
    |newFirst_fu_141_p2   |         -|   0|  0|  18|          10|          10|
    |icmp_ln15_fu_109_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          31|          28|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2       |   9|          2|    5|         10|
    |ap_sig_allocacmp_nrm_load  |   9|          2|   64|        128|
    |i_fu_54                    |   9|          2|    5|         10|
    |nrm_fu_50                  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  89|         19|  142|        287|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_205                    |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |   5|   0|    5|          0|
    |icmp_ln15_reg_196                 |   1|   0|    1|          0|
    |icmp_ln15_reg_196_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_reg_216                       |  64|   0|   64|          0|
    |nrm_fu_50                         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|   0|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_din0    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_din1    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_opcode  |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_dout0   |   in|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_ce      |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_din0    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_din1    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_dout0   |   in|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_ce      |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|zext_ln20             |   in|    5|     ap_none|                             zext_ln20|        scalar|
|A_address0            |  out|   10|   ap_memory|                                     A|         array|
|A_ce0                 |  out|    1|   ap_memory|                                     A|         array|
|A_q0                  |   in|   64|   ap_memory|                                     A|         array|
|nrm_out               |  out|   64|      ap_vld|                               nrm_out|       pointer|
|nrm_out_ap_vld        |  out|    1|      ap_vld|                               nrm_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nrm = alloca i32 1"   --->   Operation 15 'alloca' 'nrm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln20"   --->   Operation 17 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i5 %zext_ln20_read"   --->   Operation 18 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %nrm"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 23 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp_eq  i5 %i_2, i5 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 25 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %i_2, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 27 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %VITIS_LOOP_18_3.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 28 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_2, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 29 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_2, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 30 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = sub i10 %zext_ln20_cast, i10 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 32 'sub' 'newFirst' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%newSecond = add i10 %tmp_4, i10 %newFirst" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 33 'add' 'newSecond' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i10 %newSecond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 34 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.20ns)   --->   "%A_load = load i10 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 36 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 37 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 38 [1/2] (1.20ns)   --->   "%A_load = load i10 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 38 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 39 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 40 [5/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 40 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 41 [4/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 41 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 42 [3/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 43 [2/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 43 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 44 [1/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 44 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%nrm_load = load i64 %nrm" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 45 'load' 'nrm_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [5/5] (2.89ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 46 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%nrm_load_1 = load i64 %nrm"   --->   Operation 54 'load' 'nrm_load_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %nrm_out, i64 %nrm_load_1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 47 [4/5] (2.89ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 47 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 48 [3/5] (2.89ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 48 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 49 [2/5] (2.89ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 49 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.28>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9]   --->   Operation 50 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/5] (2.89ns)   --->   "%nrm_1 = dadd i64 %nrm_load, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16]   --->   Operation 51 'dadd' 'nrm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln15 = store i64 %nrm_1, i64 %nrm" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 52 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15]   --->   Operation 53 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nrm_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nrm               (alloca           ) [ 0111111111111]
i                 (alloca           ) [ 0100000000000]
zext_ln20_read    (read             ) [ 0000000000000]
zext_ln20_cast    (zext             ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
i_2               (load             ) [ 0000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000]
icmp_ln15         (icmp             ) [ 0111111110000]
empty             (speclooptripcount) [ 0000000000000]
add_ln15          (add              ) [ 0000000000000]
br_ln15           (br               ) [ 0000000000000]
tmp_4             (bitconcatenate   ) [ 0000000000000]
tmp_5             (bitconcatenate   ) [ 0000000000000]
zext_ln16         (zext             ) [ 0000000000000]
newFirst          (sub              ) [ 0000000000000]
newSecond         (add              ) [ 0000000000000]
zext_ln16_1       (zext             ) [ 0000000000000]
A_addr            (getelementptr    ) [ 0010000000000]
store_ln15        (store            ) [ 0000000000000]
A_load            (load             ) [ 0001000000000]
bitcast_ln16      (bitcast          ) [ 0111111100000]
mul               (dmul             ) [ 0111100011111]
nrm_load          (load             ) [ 0111100001111]
specloopname_ln9  (specloopname     ) [ 0000000000000]
nrm_1             (dadd             ) [ 0000000000000]
store_ln15        (store            ) [ 0000000000000]
br_ln15           (br               ) [ 0000000000000]
nrm_load_1        (load             ) [ 0000000000000]
write_ln0         (write            ) [ 0000000000000]
ret_ln0           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln20">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nrm_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nrm_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="nrm_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nrm/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln20_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln20_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="64" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="A_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="10" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="1"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="nrm_1/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln20_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_2_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln15_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="5" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln15_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_5_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln16_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="newFirst_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newFirst/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="newSecond_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newSecond/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln16_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln15_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="bitcast_ln16_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="nrm_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="7"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_load/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln15_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="11"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="nrm_load_1_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="7"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_load_1/8 "/>
</bind>
</comp>

<comp id="181" class="1005" name="nrm_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="nrm "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln15_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="200" class="1005" name="A_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="A_load_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="210" class="1005" name="bitcast_ln16_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="216" class="1005" name="mul_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="221" class="1005" name="nrm_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nrm_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="95"><net_src comp="58" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="106" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="106" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="92" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="121" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="162"><net_src comp="115" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="176"><net_src comp="84" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="184"><net_src comp="50" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="54" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="199"><net_src comp="109" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="71" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="208"><net_src comp="78" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="213"><net_src comp="163" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="219"><net_src comp="88" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="224"><net_src comp="168" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: nrm_out | {8 }
 - Input state : 
	Port: gramschmidt_Pipeline_VITIS_LOOP_15_2 : zext_ln20 | {1 }
	Port: gramschmidt_Pipeline_VITIS_LOOP_15_2 : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		tmp_4 : 2
		tmp_5 : 2
		zext_ln16 : 3
		newFirst : 4
		newSecond : 5
		zext_ln16_1 : 6
		A_addr : 7
		A_load : 8
		store_ln15 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		nrm_1 : 1
		write_ln0 : 1
	State 9
	State 10
	State 11
	State 12
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_84         |    3    |   457   |   698   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_88         |    8    |   312   |   109   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln15_fu_115      |    0    |    0    |    12   |
|          |      newSecond_fu_147     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|    sub   |      newFirst_fu_141      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln15_fu_109     |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln20_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_64   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    zext_ln20_cast_fu_92   |    0    |    0    |    0    |
|   zext   |      zext_ln16_fu_137     |    0    |    0    |    0    |
|          |     zext_ln16_1_fu_153    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_4_fu_121       |    0    |    0    |    0    |
|          |        tmp_5_fu_129       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   769   |   859   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   A_addr_reg_200   |   10   |
|   A_load_reg_205   |   64   |
|bitcast_ln16_reg_210|   64   |
|      i_reg_189     |    5   |
|  icmp_ln15_reg_196 |    1   |
|     mul_reg_216    |   64   |
|  nrm_load_reg_221  |   64   |
|     nrm_reg_181    |   64   |
+--------------------+--------+
|        Total       |   336  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_84    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_88    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_88    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   404  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   859  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   336  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1105  |   895  |
+-----------+--------+--------+--------+--------+
