Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 13:55:41 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file desinf_wrapper_timing_summary_routed.rpt -rpx desinf_wrapper_timing_summary_routed.rpx
| Design       : desinf_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: desinf_i/clockdivider_0/U0/divided_clock_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: desinf_i/counter_0/U0/increment_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.180        0.000                      0                  177        0.136        0.000                      0                  177        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.180        0.000                      0                  177        0.136        0.000                      0                  177        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.732ns (20.932%)  route 2.765ns (79.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.730     5.333    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X86Y90         FDRE                                         r  desinf_i/BinToBCD16_1/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  desinf_i/BinToBCD16_1/U0/c_s_reg[0]/Q
                         net (fo=35, routed)          1.164     6.953    desinf_i/BinToBCD16_1/U0/c_s[0]
    SLICE_X85Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.077 r  desinf_i/BinToBCD16_1/U0/BCD2[0]_i_2/O
                         net (fo=1, routed)           0.962     8.039    desinf_i/BinToBCD16_1/U0/BCD2[0]_i_2_n_0
    SLICE_X86Y92         LUT2 (Prop_lut2_I0_O)        0.152     8.191 r  desinf_i/BinToBCD16_1/U0/BCD2[0]_i_1/O
                         net (fo=2, routed)           0.638     8.830    desinf_i/BinToBCD16_1/U0/BCD2[0]_i_1_n_0
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y92         FDRE (Setup_fdre_C_D)       -0.264    15.009    desinf_i/BinToBCD16_1/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.732ns (20.973%)  route 2.758ns (79.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.730     5.333    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X86Y90         FDRE                                         r  desinf_i/BinToBCD16_1/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  desinf_i/BinToBCD16_1/U0/c_s_reg[0]/Q
                         net (fo=35, routed)          1.164     6.953    desinf_i/BinToBCD16_1/U0/c_s[0]
    SLICE_X85Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.077 r  desinf_i/BinToBCD16_1/U0/BCD2[0]_i_2/O
                         net (fo=1, routed)           0.962     8.039    desinf_i/BinToBCD16_1/U0/BCD2[0]_i_2_n_0
    SLICE_X86Y92         LUT2 (Prop_lut2_I0_O)        0.152     8.191 r  desinf_i/BinToBCD16_1/U0/BCD2[0]_i_1/O
                         net (fo=2, routed)           0.631     8.823    desinf_i/BinToBCD16_1/U0/BCD2[0]_i_1_n_0
    SLICE_X86Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X86Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)       -0.245    15.028    desinf_i/BinToBCD16_1/U0/BCD2_c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.601     8.511    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[0]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.052    desinf_i/BinToBCD16_1/U0/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.601     8.511    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[1]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.052    desinf_i/BinToBCD16_1/U0/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.601     8.511    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[2]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.052    desinf_i/BinToBCD16_1/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.601     8.511    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD0_reg[3]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.052    desinf_i/BinToBCD16_1/U0/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.601     8.511    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD1_reg[0]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.052    desinf_i/BinToBCD16_1/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.601     8.511    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.611    15.034    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X87Y92         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_reg[0]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.052    desinf_i/BinToBCD16_1/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.531%)  route 2.421ns (77.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.546     8.456    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X88Y93         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.612    15.035    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X88Y93         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_reg[3]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y93         FDRE (Setup_fdre_C_CE)      -0.169    15.089    desinf_i/BinToBCD16_1/U0/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.531%)  route 2.421ns (77.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.729     5.332    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y91         FDRE                                         r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  desinf_i/BinToBCD16_1/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.900     6.687    desinf_i/BinToBCD16_1/U0/index_c[0]
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.811 f  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.975     7.786    desinf_i/BinToBCD16_1/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  desinf_i/BinToBCD16_1/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.546     8.456    desinf_i/BinToBCD16_1/U0/get_outputs
    SLICE_X88Y93         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.612    15.035    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X88Y93         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD3_reg[0]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y93         FDRE (Setup_fdre_C_CE)      -0.169    15.089    desinf_i/BinToBCD16_1/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  6.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_0/U0/int_rg_c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.524    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X82Y91         FDRE                                         r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[13]/Q
                         net (fo=1, routed)           0.054     1.719    desinf_i/BinToBCD16_0/U0/int_rg_c[13]
    SLICE_X83Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.764 r  desinf_i/BinToBCD16_0/U0/int_rg_c[14]_i_1/O
                         net (fo=1, routed)           0.000     1.764    desinf_i/BinToBCD16_0/U0/int_rg_n[14]
    SLICE_X83Y91         FDRE                                         r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.877     2.042    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X83Y91         FDRE                                         r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[14]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X83Y91         FDRE (Hold_fdre_C_D)         0.091     1.628    desinf_i/BinToBCD16_0/U0/int_rg_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_0/U0/BCD1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.607     1.526    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  desinf_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  desinf_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=4, routed)           0.069     1.737    desinf_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X86Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  desinf_i/BinToBCD16_0/U0/BCD1[1]_i_1/O
                         net (fo=2, routed)           0.000     1.782    desinf_i/BinToBCD16_0/U0/BCD1[1]_i_1_n_0
    SLICE_X86Y94         FDRE                                         r  desinf_i/BinToBCD16_0/U0/BCD1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.879     2.044    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  desinf_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X86Y94         FDRE (Hold_fdre_C_D)         0.092     1.631    desinf_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.524    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X85Y92         FDRE                                         r  desinf_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  desinf_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=5, routed)           0.101     1.766    desinf_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  desinf_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    desinf_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X84Y92         FDRE                                         r  desinf_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.877     2.042    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X84Y92         FDRE                                         r  desinf_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.120     1.657    desinf_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_0/U0/int_rg_c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.524    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X82Y91         FDRE                                         r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[11]/Q
                         net (fo=1, routed)           0.121     1.786    desinf_i/BinToBCD16_0/U0/int_rg_c[11]
    SLICE_X82Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  desinf_i/BinToBCD16_0/U0/int_rg_c[12]_i_1/O
                         net (fo=1, routed)           0.000     1.831    desinf_i/BinToBCD16_0/U0/int_rg_n[12]
    SLICE_X82Y91         FDRE                                         r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.877     2.042    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X82Y91         FDRE                                         r  desinf_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X82Y91         FDRE (Hold_fdre_C_D)         0.092     1.616    desinf_i/BinToBCD16_0/U0/int_rg_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.525    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X84Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/Q
                         net (fo=4, routed)           0.115     1.805    desinf_i/BinToBCD16_1/U0/BCD2_c[1]
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  desinf_i/BinToBCD16_1/U0/BCD2[2]_i_1/O
                         net (fo=2, routed)           0.000     1.850    desinf_i/BinToBCD16_1/U0/BCD2[2]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.878     2.043    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[2]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X85Y95         FDRE (Hold_fdre_C_D)         0.091     1.629    desinf_i/BinToBCD16_1/U0/BCD2_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.525    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X84Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/Q
                         net (fo=4, routed)           0.116     1.806    desinf_i/BinToBCD16_1/U0/BCD2_c[1]
    SLICE_X85Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  desinf_i/BinToBCD16_1/U0/BCD2[3]_i_1/O
                         net (fo=2, routed)           0.000     1.851    desinf_i/BinToBCD16_1/U0/BCD2[3]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.878     2.043    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X85Y95         FDRE (Hold_fdre_C_D)         0.092     1.630    desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.525    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X85Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[3]/Q
                         net (fo=4, routed)           0.173     1.840    desinf_i/BinToBCD16_1/U0/BCD2_c[3]
    SLICE_X84Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  desinf_i/BinToBCD16_1/U0/BCD2[1]_i_1/O
                         net (fo=2, routed)           0.000     1.885    desinf_i/BinToBCD16_1/U0/BCD2[1]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.878     2.043    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X84Y95         FDRE                                         r  desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.120     1.658    desinf_i/BinToBCD16_1/U0/BCD2_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.607     1.526    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X87Y95         FDRE                                         r  desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]/Q
                         net (fo=4, routed)           0.144     1.811    desinf_i/BinToBCD16_0/U0/BCD2_c[3]
    SLICE_X87Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  desinf_i/BinToBCD16_0/U0/BCD2[3]_i_1/O
                         net (fo=2, routed)           0.000     1.856    desinf_i/BinToBCD16_0/U0/BCD2[3]_i_1_n_0
    SLICE_X87Y95         FDRE                                         r  desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.879     2.044    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X87Y95         FDRE                                         r  desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.092     1.618    desinf_i/BinToBCD16_0/U0/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_1/U0/int_rg_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_1/U0/int_rg_c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.730%)  route 0.188ns (50.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.524    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X82Y90         FDRE                                         r  desinf_i/BinToBCD16_1/U0/int_rg_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  desinf_i/BinToBCD16_1/U0/int_rg_c_reg[13]/Q
                         net (fo=1, routed)           0.188     1.853    desinf_i/BinToBCD16_1/U0/int_rg_c[13]
    SLICE_X84Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.898 r  desinf_i/BinToBCD16_1/U0/int_rg_c[14]_i_1/O
                         net (fo=1, routed)           0.000     1.898    desinf_i/BinToBCD16_1/U0/int_rg_n[14]
    SLICE_X84Y90         FDRE                                         r  desinf_i/BinToBCD16_1/U0/int_rg_c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.877     2.042    desinf_i/BinToBCD16_1/U0/clk
    SLICE_X84Y90         FDRE                                         r  desinf_i/BinToBCD16_1/U0/int_rg_c_reg[14]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.120     1.660    desinf_i/BinToBCD16_1/U0/int_rg_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 desinf_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            desinf_i/BinToBCD16_0/U0/c_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.231ns (62.045%)  route 0.141ns (37.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.524    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X85Y92         FDRE                                         r  desinf_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  desinf_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.087     1.753    desinf_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  desinf_i/BinToBCD16_0/U0/c_s[0]_i_4/O
                         net (fo=1, routed)           0.054     1.852    desinf_i/BinToBCD16_0/U0/c_s[0]_i_4_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  desinf_i/BinToBCD16_0/U0/c_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    desinf_i/BinToBCD16_0/U0/c_s[0]_i_1_n_0
    SLICE_X84Y92         FDRE                                         r  desinf_i/BinToBCD16_0/U0/c_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.877     2.042    desinf_i/BinToBCD16_0/U0/clk
    SLICE_X84Y92         FDRE                                         r  desinf_i/BinToBCD16_0/U0/c_s_reg[0]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.121     1.658    desinf_i/BinToBCD16_0/U0/c_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    desinf_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y94    desinf_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    desinf_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    desinf_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    desinf_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    desinf_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    desinf_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y93    desinf_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y94    desinf_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    desinf_i/counter_0/U0/increment_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    desinf_i/counter_0/U0/increment_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    desinf_i/counter_0/U0/increment_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    desinf_i/counter_0/U0/increment_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    desinf_i/EightDispControl_0/U0/div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    desinf_i/EightDispControl_0/U0/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    desinf_i/EightDispControl_0/U0/div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    desinf_i/EightDispControl_0/U0/div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y86    desinf_i/counter_0/U0/increment_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y86    desinf_i/counter_0/U0/increment_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    desinf_i/BinToBCD16_0/U0/c_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    desinf_i/BinToBCD16_0/U0/c_s_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    desinf_i/BinToBCD16_0/U0/index_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    desinf_i/BinToBCD16_0/U0/index_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    desinf_i/BinToBCD16_0/U0/index_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    desinf_i/BinToBCD16_0/U0/index_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    desinf_i/BinToBCD16_0/U0/index_c_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    desinf_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    desinf_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    desinf_i/BinToBCD16_1/U0/index_c_reg[0]/C



