dest_sch_lib := verilogIn_batch 
ref_lib_list := basic, sample, US_8ths
--ignore_node_file := <ignore_node_file_name>
import_if_exists := 1
import_cells := 0
import_lib_cells := 0
structural_views := 5
schematic_view_name := schematic
functional_view_name := functional
netlist_view_name := netlist
symbol_view_name := symbol
log_file_name := ./verilogIn.batch.log
map_file_name := ./verilogIn.batch.map.table
work_area := ./
power_net := VDD!
ground_net := GND!
--glob_sig_name := net1,net2

-- Schematic Generation Options Form

--sheet_symbol := Asize
page_row_limit := 512
page_col_limit := 256
label_height := 12
line_line_spacing := 0.2
line_component_spacing := 0.5
density_level := 0
--pin_placement := file, pin_placement_file
client := synthesis
alias_module := cds_alias
cont_assign_symbol := basic patch symbol
cds_thru_symbol := basic cds_thru symbol
