Simulator report for avalon_master_state_machine
Wed May 27 12:38:26 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 396 nodes    ;
; Simulation Coverage         ;      53.03 % ;
; Total Number of Transitions ; 2777         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.03 % ;
; Total nodes checked                                 ; 396          ;
; Total output ports checked                          ; 396          ;
; Total output ports with complete 1/0-value coverage ; 210          ;
; Total output ports with no 1/0-value coverage       ; 164          ;
; Total output ports with no 1-value coverage         ; 164          ;
; Total output ports with no 0-value coverage         ; 186          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; Node Name                                          ; Output Port Name                                   ; Output Port Type ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; |avalon_master_state_machine|latched_read_data[30] ; |avalon_master_state_machine|latched_read_data[30] ; regout           ;
; |avalon_master_state_machine|latched_read_data[29] ; |avalon_master_state_machine|latched_read_data[29] ; regout           ;
; |avalon_master_state_machine|latched_read_data[27] ; |avalon_master_state_machine|latched_read_data[27] ; regout           ;
; |avalon_master_state_machine|latched_read_data[26] ; |avalon_master_state_machine|latched_read_data[26] ; regout           ;
; |avalon_master_state_machine|latched_read_data[25] ; |avalon_master_state_machine|latched_read_data[25] ; regout           ;
; |avalon_master_state_machine|latched_read_data[24] ; |avalon_master_state_machine|latched_read_data[24] ; regout           ;
; |avalon_master_state_machine|latched_read_data[23] ; |avalon_master_state_machine|latched_read_data[23] ; regout           ;
; |avalon_master_state_machine|latched_read_data[22] ; |avalon_master_state_machine|latched_read_data[22] ; regout           ;
; |avalon_master_state_machine|latched_read_data[20] ; |avalon_master_state_machine|latched_read_data[20] ; regout           ;
; |avalon_master_state_machine|latched_read_data[19] ; |avalon_master_state_machine|latched_read_data[19] ; regout           ;
; |avalon_master_state_machine|latched_read_data[16] ; |avalon_master_state_machine|latched_read_data[16] ; regout           ;
; |avalon_master_state_machine|latched_read_data[14] ; |avalon_master_state_machine|latched_read_data[14] ; regout           ;
; |avalon_master_state_machine|latched_read_data[12] ; |avalon_master_state_machine|latched_read_data[12] ; regout           ;
; |avalon_master_state_machine|latched_read_data[11] ; |avalon_master_state_machine|latched_read_data[11] ; regout           ;
; |avalon_master_state_machine|latched_read_data[10] ; |avalon_master_state_machine|latched_read_data[10] ; regout           ;
; |avalon_master_state_machine|latched_read_data[9]  ; |avalon_master_state_machine|latched_read_data[9]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[6]  ; |avalon_master_state_machine|latched_read_data[6]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[5]  ; |avalon_master_state_machine|latched_read_data[5]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[4]  ; |avalon_master_state_machine|latched_read_data[4]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[2]  ; |avalon_master_state_machine|latched_read_data[2]  ; regout           ;
; |avalon_master_state_machine|state~8               ; |avalon_master_state_machine|state~8               ; out              ;
; |avalon_master_state_machine|state~9               ; |avalon_master_state_machine|state~9               ; out              ;
; |avalon_master_state_machine|state~10              ; |avalon_master_state_machine|state~10              ; out              ;
; |avalon_master_state_machine|state~11              ; |avalon_master_state_machine|state~11              ; out              ;
; |avalon_master_state_machine|state~13              ; |avalon_master_state_machine|state~13              ; out              ;
; |avalon_master_state_machine|state~14              ; |avalon_master_state_machine|state~14              ; out              ;
; |avalon_master_state_machine|state~15              ; |avalon_master_state_machine|state~15              ; out              ;
; |avalon_master_state_machine|state~24              ; |avalon_master_state_machine|state~24              ; out              ;
; |avalon_master_state_machine|state~25              ; |avalon_master_state_machine|state~25              ; out              ;
; |avalon_master_state_machine|state~27              ; |avalon_master_state_machine|state~27              ; out              ;
; |avalon_master_state_machine|state~29              ; |avalon_master_state_machine|state~29              ; out              ;
; |avalon_master_state_machine|state~30              ; |avalon_master_state_machine|state~30              ; out              ;
; |avalon_master_state_machine|state~31              ; |avalon_master_state_machine|state~31              ; out              ;
; |avalon_master_state_machine|state~32              ; |avalon_master_state_machine|state~32              ; out              ;
; |avalon_master_state_machine|state~33              ; |avalon_master_state_machine|state~33              ; out              ;
; |avalon_master_state_machine|state~35              ; |avalon_master_state_machine|state~35              ; out              ;
; |avalon_master_state_machine|state[0]~reg0         ; |avalon_master_state_machine|state[0]~reg0         ; regout           ;
; |avalon_master_state_machine|state~37              ; |avalon_master_state_machine|state~37              ; out0             ;
; |avalon_master_state_machine|state~38              ; |avalon_master_state_machine|state~38              ; out0             ;
; |avalon_master_state_machine|WideOr4               ; |avalon_master_state_machine|WideOr4               ; out0             ;
; |avalon_master_state_machine|latched_read_data[0]  ; |avalon_master_state_machine|latched_read_data[0]  ; regout           ;
; |avalon_master_state_machine|state[7]~reg0         ; |avalon_master_state_machine|state[7]~reg0         ; regout           ;
; |avalon_master_state_machine|state[6]~reg0         ; |avalon_master_state_machine|state[6]~reg0         ; regout           ;
; |avalon_master_state_machine|state[5]~reg0         ; |avalon_master_state_machine|state[5]~reg0         ; regout           ;
; |avalon_master_state_machine|state[4]~reg0         ; |avalon_master_state_machine|state[4]~reg0         ; regout           ;
; |avalon_master_state_machine|state[2]~reg0         ; |avalon_master_state_machine|state[2]~reg0         ; regout           ;
; |avalon_master_state_machine|state[1]~reg0         ; |avalon_master_state_machine|state[1]~reg0         ; regout           ;
; |avalon_master_state_machine|clk                   ; |avalon_master_state_machine|clk                   ; out              ;
; |avalon_master_state_machine|reset_n               ; |avalon_master_state_machine|reset_n               ; out              ;
; |avalon_master_state_machine|start                 ; |avalon_master_state_machine|start                 ; out              ;
; |avalon_master_state_machine|finish                ; |avalon_master_state_machine|finish                ; pin_out          ;
; |avalon_master_state_machine|is_write              ; |avalon_master_state_machine|is_write              ; out              ;
; |avalon_master_state_machine|user_write_data[1]    ; |avalon_master_state_machine|user_write_data[1]    ; out              ;
; |avalon_master_state_machine|user_write_data[2]    ; |avalon_master_state_machine|user_write_data[2]    ; out              ;
; |avalon_master_state_machine|user_write_data[6]    ; |avalon_master_state_machine|user_write_data[6]    ; out              ;
; |avalon_master_state_machine|user_write_data[7]    ; |avalon_master_state_machine|user_write_data[7]    ; out              ;
; |avalon_master_state_machine|user_write_data[8]    ; |avalon_master_state_machine|user_write_data[8]    ; out              ;
; |avalon_master_state_machine|user_write_data[9]    ; |avalon_master_state_machine|user_write_data[9]    ; out              ;
; |avalon_master_state_machine|user_write_data[10]   ; |avalon_master_state_machine|user_write_data[10]   ; out              ;
; |avalon_master_state_machine|user_write_data[12]   ; |avalon_master_state_machine|user_write_data[12]   ; out              ;
; |avalon_master_state_machine|user_write_data[13]   ; |avalon_master_state_machine|user_write_data[13]   ; out              ;
; |avalon_master_state_machine|user_write_data[14]   ; |avalon_master_state_machine|user_write_data[14]   ; out              ;
; |avalon_master_state_machine|user_write_data[16]   ; |avalon_master_state_machine|user_write_data[16]   ; out              ;
; |avalon_master_state_machine|user_write_data[17]   ; |avalon_master_state_machine|user_write_data[17]   ; out              ;
; |avalon_master_state_machine|user_write_data[19]   ; |avalon_master_state_machine|user_write_data[19]   ; out              ;
; |avalon_master_state_machine|user_write_data[20]   ; |avalon_master_state_machine|user_write_data[20]   ; out              ;
; |avalon_master_state_machine|user_write_data[21]   ; |avalon_master_state_machine|user_write_data[21]   ; out              ;
; |avalon_master_state_machine|user_write_data[23]   ; |avalon_master_state_machine|user_write_data[23]   ; out              ;
; |avalon_master_state_machine|user_write_data[26]   ; |avalon_master_state_machine|user_write_data[26]   ; out              ;
; |avalon_master_state_machine|user_write_data[27]   ; |avalon_master_state_machine|user_write_data[27]   ; out              ;
; |avalon_master_state_machine|user_write_data[30]   ; |avalon_master_state_machine|user_write_data[30]   ; out              ;
; |avalon_master_state_machine|user_write_data[31]   ; |avalon_master_state_machine|user_write_data[31]   ; out              ;
; |avalon_master_state_machine|user_read_data[0]     ; |avalon_master_state_machine|user_read_data[0]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[2]     ; |avalon_master_state_machine|user_read_data[2]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[4]     ; |avalon_master_state_machine|user_read_data[4]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[5]     ; |avalon_master_state_machine|user_read_data[5]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[6]     ; |avalon_master_state_machine|user_read_data[6]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[9]     ; |avalon_master_state_machine|user_read_data[9]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[10]    ; |avalon_master_state_machine|user_read_data[10]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[11]    ; |avalon_master_state_machine|user_read_data[11]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[12]    ; |avalon_master_state_machine|user_read_data[12]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[14]    ; |avalon_master_state_machine|user_read_data[14]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[16]    ; |avalon_master_state_machine|user_read_data[16]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[19]    ; |avalon_master_state_machine|user_read_data[19]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[20]    ; |avalon_master_state_machine|user_read_data[20]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[22]    ; |avalon_master_state_machine|user_read_data[22]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[23]    ; |avalon_master_state_machine|user_read_data[23]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[24]    ; |avalon_master_state_machine|user_read_data[24]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[25]    ; |avalon_master_state_machine|user_read_data[25]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[26]    ; |avalon_master_state_machine|user_read_data[26]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[27]    ; |avalon_master_state_machine|user_read_data[27]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[29]    ; |avalon_master_state_machine|user_read_data[29]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[30]    ; |avalon_master_state_machine|user_read_data[30]    ; pin_out          ;
; |avalon_master_state_machine|user_address[0]       ; |avalon_master_state_machine|user_address[0]       ; out              ;
; |avalon_master_state_machine|user_address[1]       ; |avalon_master_state_machine|user_address[1]       ; out              ;
; |avalon_master_state_machine|user_address[3]       ; |avalon_master_state_machine|user_address[3]       ; out              ;
; |avalon_master_state_machine|user_address[5]       ; |avalon_master_state_machine|user_address[5]       ; out              ;
; |avalon_master_state_machine|user_address[7]       ; |avalon_master_state_machine|user_address[7]       ; out              ;
; |avalon_master_state_machine|user_address[10]      ; |avalon_master_state_machine|user_address[10]      ; out              ;
; |avalon_master_state_machine|user_address[11]      ; |avalon_master_state_machine|user_address[11]      ; out              ;
; |avalon_master_state_machine|user_address[14]      ; |avalon_master_state_machine|user_address[14]      ; out              ;
; |avalon_master_state_machine|user_address[15]      ; |avalon_master_state_machine|user_address[15]      ; out              ;
; |avalon_master_state_machine|user_address[16]      ; |avalon_master_state_machine|user_address[16]      ; out              ;
; |avalon_master_state_machine|user_address[17]      ; |avalon_master_state_machine|user_address[17]      ; out              ;
; |avalon_master_state_machine|user_address[19]      ; |avalon_master_state_machine|user_address[19]      ; out              ;
; |avalon_master_state_machine|user_address[23]      ; |avalon_master_state_machine|user_address[23]      ; out              ;
; |avalon_master_state_machine|master_address[0]     ; |avalon_master_state_machine|master_address[0]     ; pin_out          ;
; |avalon_master_state_machine|master_address[1]     ; |avalon_master_state_machine|master_address[1]     ; pin_out          ;
; |avalon_master_state_machine|master_address[3]     ; |avalon_master_state_machine|master_address[3]     ; pin_out          ;
; |avalon_master_state_machine|master_address[5]     ; |avalon_master_state_machine|master_address[5]     ; pin_out          ;
; |avalon_master_state_machine|master_address[7]     ; |avalon_master_state_machine|master_address[7]     ; pin_out          ;
; |avalon_master_state_machine|master_address[10]    ; |avalon_master_state_machine|master_address[10]    ; pin_out          ;
; |avalon_master_state_machine|master_address[11]    ; |avalon_master_state_machine|master_address[11]    ; pin_out          ;
; |avalon_master_state_machine|master_address[14]    ; |avalon_master_state_machine|master_address[14]    ; pin_out          ;
; |avalon_master_state_machine|master_address[15]    ; |avalon_master_state_machine|master_address[15]    ; pin_out          ;
; |avalon_master_state_machine|master_address[16]    ; |avalon_master_state_machine|master_address[16]    ; pin_out          ;
; |avalon_master_state_machine|master_address[17]    ; |avalon_master_state_machine|master_address[17]    ; pin_out          ;
; |avalon_master_state_machine|master_address[19]    ; |avalon_master_state_machine|master_address[19]    ; pin_out          ;
; |avalon_master_state_machine|master_address[23]    ; |avalon_master_state_machine|master_address[23]    ; pin_out          ;
; |avalon_master_state_machine|master_write          ; |avalon_master_state_machine|master_write          ; pin_out          ;
; |avalon_master_state_machine|master_read           ; |avalon_master_state_machine|master_read           ; pin_out          ;
; |avalon_master_state_machine|master_readdata[0]    ; |avalon_master_state_machine|master_readdata[0]    ; out              ;
; |avalon_master_state_machine|master_readdata[1]    ; |avalon_master_state_machine|master_readdata[1]    ; out              ;
; |avalon_master_state_machine|master_readdata[2]    ; |avalon_master_state_machine|master_readdata[2]    ; out              ;
; |avalon_master_state_machine|master_readdata[3]    ; |avalon_master_state_machine|master_readdata[3]    ; out              ;
; |avalon_master_state_machine|master_readdata[4]    ; |avalon_master_state_machine|master_readdata[4]    ; out              ;
; |avalon_master_state_machine|master_readdata[5]    ; |avalon_master_state_machine|master_readdata[5]    ; out              ;
; |avalon_master_state_machine|master_readdata[6]    ; |avalon_master_state_machine|master_readdata[6]    ; out              ;
; |avalon_master_state_machine|master_readdata[7]    ; |avalon_master_state_machine|master_readdata[7]    ; out              ;
; |avalon_master_state_machine|master_readdata[8]    ; |avalon_master_state_machine|master_readdata[8]    ; out              ;
; |avalon_master_state_machine|master_readdata[9]    ; |avalon_master_state_machine|master_readdata[9]    ; out              ;
; |avalon_master_state_machine|master_readdata[10]   ; |avalon_master_state_machine|master_readdata[10]   ; out              ;
; |avalon_master_state_machine|master_readdata[11]   ; |avalon_master_state_machine|master_readdata[11]   ; out              ;
; |avalon_master_state_machine|master_readdata[12]   ; |avalon_master_state_machine|master_readdata[12]   ; out              ;
; |avalon_master_state_machine|master_readdata[13]   ; |avalon_master_state_machine|master_readdata[13]   ; out              ;
; |avalon_master_state_machine|master_readdata[14]   ; |avalon_master_state_machine|master_readdata[14]   ; out              ;
; |avalon_master_state_machine|master_readdata[15]   ; |avalon_master_state_machine|master_readdata[15]   ; out              ;
; |avalon_master_state_machine|master_readdata[16]   ; |avalon_master_state_machine|master_readdata[16]   ; out              ;
; |avalon_master_state_machine|master_readdata[17]   ; |avalon_master_state_machine|master_readdata[17]   ; out              ;
; |avalon_master_state_machine|master_readdata[18]   ; |avalon_master_state_machine|master_readdata[18]   ; out              ;
; |avalon_master_state_machine|master_readdata[19]   ; |avalon_master_state_machine|master_readdata[19]   ; out              ;
; |avalon_master_state_machine|master_readdata[20]   ; |avalon_master_state_machine|master_readdata[20]   ; out              ;
; |avalon_master_state_machine|master_readdata[21]   ; |avalon_master_state_machine|master_readdata[21]   ; out              ;
; |avalon_master_state_machine|master_readdata[22]   ; |avalon_master_state_machine|master_readdata[22]   ; out              ;
; |avalon_master_state_machine|master_readdata[23]   ; |avalon_master_state_machine|master_readdata[23]   ; out              ;
; |avalon_master_state_machine|master_readdata[24]   ; |avalon_master_state_machine|master_readdata[24]   ; out              ;
; |avalon_master_state_machine|master_readdata[25]   ; |avalon_master_state_machine|master_readdata[25]   ; out              ;
; |avalon_master_state_machine|master_readdata[26]   ; |avalon_master_state_machine|master_readdata[26]   ; out              ;
; |avalon_master_state_machine|master_readdata[27]   ; |avalon_master_state_machine|master_readdata[27]   ; out              ;
; |avalon_master_state_machine|master_readdata[28]   ; |avalon_master_state_machine|master_readdata[28]   ; out              ;
; |avalon_master_state_machine|master_readdata[29]   ; |avalon_master_state_machine|master_readdata[29]   ; out              ;
; |avalon_master_state_machine|master_readdata[30]   ; |avalon_master_state_machine|master_readdata[30]   ; out              ;
; |avalon_master_state_machine|master_readdata[31]   ; |avalon_master_state_machine|master_readdata[31]   ; out              ;
; |avalon_master_state_machine|master_writedata[1]   ; |avalon_master_state_machine|master_writedata[1]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[2]   ; |avalon_master_state_machine|master_writedata[2]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[6]   ; |avalon_master_state_machine|master_writedata[6]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[7]   ; |avalon_master_state_machine|master_writedata[7]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[8]   ; |avalon_master_state_machine|master_writedata[8]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[9]   ; |avalon_master_state_machine|master_writedata[9]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[10]  ; |avalon_master_state_machine|master_writedata[10]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[12]  ; |avalon_master_state_machine|master_writedata[12]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[13]  ; |avalon_master_state_machine|master_writedata[13]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[14]  ; |avalon_master_state_machine|master_writedata[14]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[16]  ; |avalon_master_state_machine|master_writedata[16]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[17]  ; |avalon_master_state_machine|master_writedata[17]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[19]  ; |avalon_master_state_machine|master_writedata[19]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[20]  ; |avalon_master_state_machine|master_writedata[20]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[21]  ; |avalon_master_state_machine|master_writedata[21]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[23]  ; |avalon_master_state_machine|master_writedata[23]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[26]  ; |avalon_master_state_machine|master_writedata[26]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[27]  ; |avalon_master_state_machine|master_writedata[27]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[30]  ; |avalon_master_state_machine|master_writedata[30]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[31]  ; |avalon_master_state_machine|master_writedata[31]  ; pin_out          ;
; |avalon_master_state_machine|master_waitrequest    ; |avalon_master_state_machine|master_waitrequest    ; out              ;
; |avalon_master_state_machine|state[0]              ; |avalon_master_state_machine|state[0]              ; pin_out          ;
; |avalon_master_state_machine|state[1]              ; |avalon_master_state_machine|state[1]              ; pin_out          ;
; |avalon_master_state_machine|state[2]              ; |avalon_master_state_machine|state[2]              ; pin_out          ;
; |avalon_master_state_machine|state[4]              ; |avalon_master_state_machine|state[4]              ; pin_out          ;
; |avalon_master_state_machine|state[5]              ; |avalon_master_state_machine|state[5]              ; pin_out          ;
; |avalon_master_state_machine|state[6]              ; |avalon_master_state_machine|state[6]              ; pin_out          ;
; |avalon_master_state_machine|state[7]              ; |avalon_master_state_machine|state[7]              ; pin_out          ;
; |avalon_master_state_machine|latch_read_now        ; |avalon_master_state_machine|latch_read_now        ; pin_out          ;
; |avalon_master_state_machine|Selector8~0           ; |avalon_master_state_machine|Selector8~0           ; out0             ;
; |avalon_master_state_machine|Selector8~2           ; |avalon_master_state_machine|Selector8~2           ; out0             ;
; |avalon_master_state_machine|Selector8~4           ; |avalon_master_state_machine|Selector8~4           ; out0             ;
; |avalon_master_state_machine|Selector9~0           ; |avalon_master_state_machine|Selector9~0           ; out0             ;
; |avalon_master_state_machine|Selector9~3           ; |avalon_master_state_machine|Selector9~3           ; out0             ;
; |avalon_master_state_machine|Selector9~4           ; |avalon_master_state_machine|Selector9~4           ; out0             ;
; |avalon_master_state_machine|Selector10~0          ; |avalon_master_state_machine|Selector10~0          ; out0             ;
; |avalon_master_state_machine|Selector10~2          ; |avalon_master_state_machine|Selector10~2          ; out0             ;
; |avalon_master_state_machine|Selector11~0          ; |avalon_master_state_machine|Selector11~0          ; out0             ;
; |avalon_master_state_machine|Selector11~3          ; |avalon_master_state_machine|Selector11~3          ; out0             ;
; |avalon_master_state_machine|Selector13~0          ; |avalon_master_state_machine|Selector13~0          ; out0             ;
; |avalon_master_state_machine|Selector13~2          ; |avalon_master_state_machine|Selector13~2          ; out0             ;
; |avalon_master_state_machine|Selector13~3          ; |avalon_master_state_machine|Selector13~3          ; out0             ;
; |avalon_master_state_machine|Selector13~4          ; |avalon_master_state_machine|Selector13~4          ; out0             ;
; |avalon_master_state_machine|Selector14~0          ; |avalon_master_state_machine|Selector14~0          ; out0             ;
; |avalon_master_state_machine|Selector14~2          ; |avalon_master_state_machine|Selector14~2          ; out0             ;
; |avalon_master_state_machine|Selector14~3          ; |avalon_master_state_machine|Selector14~3          ; out0             ;
; |avalon_master_state_machine|Selector14~4          ; |avalon_master_state_machine|Selector14~4          ; out0             ;
; |avalon_master_state_machine|Selector15~0          ; |avalon_master_state_machine|Selector15~0          ; out0             ;
; |avalon_master_state_machine|Selector15~2          ; |avalon_master_state_machine|Selector15~2          ; out0             ;
; |avalon_master_state_machine|Selector15~3          ; |avalon_master_state_machine|Selector15~3          ; out0             ;
; |avalon_master_state_machine|Equal0~0              ; |avalon_master_state_machine|Equal0~0              ; out0             ;
; |avalon_master_state_machine|Equal1~0              ; |avalon_master_state_machine|Equal1~0              ; out0             ;
; |avalon_master_state_machine|Equal2~0              ; |avalon_master_state_machine|Equal2~0              ; out0             ;
; |avalon_master_state_machine|Equal3~0              ; |avalon_master_state_machine|Equal3~0              ; out0             ;
; |avalon_master_state_machine|Equal4~0              ; |avalon_master_state_machine|Equal4~0              ; out0             ;
; |avalon_master_state_machine|Equal5~0              ; |avalon_master_state_machine|Equal5~0              ; out0             ;
; |avalon_master_state_machine|Equal6~0              ; |avalon_master_state_machine|Equal6~0              ; out0             ;
+----------------------------------------------------+----------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; Node Name                                          ; Output Port Name                                   ; Output Port Type ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; |avalon_master_state_machine|latched_read_data[31] ; |avalon_master_state_machine|latched_read_data[31] ; regout           ;
; |avalon_master_state_machine|latched_read_data[28] ; |avalon_master_state_machine|latched_read_data[28] ; regout           ;
; |avalon_master_state_machine|latched_read_data[21] ; |avalon_master_state_machine|latched_read_data[21] ; regout           ;
; |avalon_master_state_machine|latched_read_data[18] ; |avalon_master_state_machine|latched_read_data[18] ; regout           ;
; |avalon_master_state_machine|latched_read_data[17] ; |avalon_master_state_machine|latched_read_data[17] ; regout           ;
; |avalon_master_state_machine|latched_read_data[15] ; |avalon_master_state_machine|latched_read_data[15] ; regout           ;
; |avalon_master_state_machine|latched_read_data[13] ; |avalon_master_state_machine|latched_read_data[13] ; regout           ;
; |avalon_master_state_machine|latched_read_data[8]  ; |avalon_master_state_machine|latched_read_data[8]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[7]  ; |avalon_master_state_machine|latched_read_data[7]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[3]  ; |avalon_master_state_machine|latched_read_data[3]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[1]  ; |avalon_master_state_machine|latched_read_data[1]  ; regout           ;
; |avalon_master_state_machine|state~0               ; |avalon_master_state_machine|state~0               ; out              ;
; |avalon_master_state_machine|state~1               ; |avalon_master_state_machine|state~1               ; out              ;
; |avalon_master_state_machine|state~2               ; |avalon_master_state_machine|state~2               ; out              ;
; |avalon_master_state_machine|state~3               ; |avalon_master_state_machine|state~3               ; out              ;
; |avalon_master_state_machine|state~4               ; |avalon_master_state_machine|state~4               ; out              ;
; |avalon_master_state_machine|state~5               ; |avalon_master_state_machine|state~5               ; out              ;
; |avalon_master_state_machine|state~6               ; |avalon_master_state_machine|state~6               ; out              ;
; |avalon_master_state_machine|state~7               ; |avalon_master_state_machine|state~7               ; out              ;
; |avalon_master_state_machine|state~12              ; |avalon_master_state_machine|state~12              ; out              ;
; |avalon_master_state_machine|state~16              ; |avalon_master_state_machine|state~16              ; out              ;
; |avalon_master_state_machine|state~17              ; |avalon_master_state_machine|state~17              ; out              ;
; |avalon_master_state_machine|state~18              ; |avalon_master_state_machine|state~18              ; out              ;
; |avalon_master_state_machine|state~19              ; |avalon_master_state_machine|state~19              ; out              ;
; |avalon_master_state_machine|state~20              ; |avalon_master_state_machine|state~20              ; out              ;
; |avalon_master_state_machine|state~21              ; |avalon_master_state_machine|state~21              ; out              ;
; |avalon_master_state_machine|state~22              ; |avalon_master_state_machine|state~22              ; out              ;
; |avalon_master_state_machine|state~23              ; |avalon_master_state_machine|state~23              ; out              ;
; |avalon_master_state_machine|state~26              ; |avalon_master_state_machine|state~26              ; out              ;
; |avalon_master_state_machine|state~28              ; |avalon_master_state_machine|state~28              ; out              ;
; |avalon_master_state_machine|state~34              ; |avalon_master_state_machine|state~34              ; out              ;
; |avalon_master_state_machine|WideNor0              ; |avalon_master_state_machine|WideNor0              ; out0             ;
; |avalon_master_state_machine|state[15]~reg0        ; |avalon_master_state_machine|state[15]~reg0        ; regout           ;
; |avalon_master_state_machine|state[14]~reg0        ; |avalon_master_state_machine|state[14]~reg0        ; regout           ;
; |avalon_master_state_machine|state[13]~reg0        ; |avalon_master_state_machine|state[13]~reg0        ; regout           ;
; |avalon_master_state_machine|state[12]~reg0        ; |avalon_master_state_machine|state[12]~reg0        ; regout           ;
; |avalon_master_state_machine|state[11]~reg0        ; |avalon_master_state_machine|state[11]~reg0        ; regout           ;
; |avalon_master_state_machine|state[10]~reg0        ; |avalon_master_state_machine|state[10]~reg0        ; regout           ;
; |avalon_master_state_machine|state[9]~reg0         ; |avalon_master_state_machine|state[9]~reg0         ; regout           ;
; |avalon_master_state_machine|state[8]~reg0         ; |avalon_master_state_machine|state[8]~reg0         ; regout           ;
; |avalon_master_state_machine|state[3]~reg0         ; |avalon_master_state_machine|state[3]~reg0         ; regout           ;
; |avalon_master_state_machine|user_write_data[0]    ; |avalon_master_state_machine|user_write_data[0]    ; out              ;
; |avalon_master_state_machine|user_write_data[3]    ; |avalon_master_state_machine|user_write_data[3]    ; out              ;
; |avalon_master_state_machine|user_write_data[4]    ; |avalon_master_state_machine|user_write_data[4]    ; out              ;
; |avalon_master_state_machine|user_write_data[5]    ; |avalon_master_state_machine|user_write_data[5]    ; out              ;
; |avalon_master_state_machine|user_write_data[11]   ; |avalon_master_state_machine|user_write_data[11]   ; out              ;
; |avalon_master_state_machine|user_write_data[15]   ; |avalon_master_state_machine|user_write_data[15]   ; out              ;
; |avalon_master_state_machine|user_write_data[18]   ; |avalon_master_state_machine|user_write_data[18]   ; out              ;
; |avalon_master_state_machine|user_write_data[22]   ; |avalon_master_state_machine|user_write_data[22]   ; out              ;
; |avalon_master_state_machine|user_write_data[24]   ; |avalon_master_state_machine|user_write_data[24]   ; out              ;
; |avalon_master_state_machine|user_write_data[25]   ; |avalon_master_state_machine|user_write_data[25]   ; out              ;
; |avalon_master_state_machine|user_write_data[28]   ; |avalon_master_state_machine|user_write_data[28]   ; out              ;
; |avalon_master_state_machine|user_write_data[29]   ; |avalon_master_state_machine|user_write_data[29]   ; out              ;
; |avalon_master_state_machine|user_read_data[1]     ; |avalon_master_state_machine|user_read_data[1]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[3]     ; |avalon_master_state_machine|user_read_data[3]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[7]     ; |avalon_master_state_machine|user_read_data[7]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[8]     ; |avalon_master_state_machine|user_read_data[8]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[13]    ; |avalon_master_state_machine|user_read_data[13]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[15]    ; |avalon_master_state_machine|user_read_data[15]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[17]    ; |avalon_master_state_machine|user_read_data[17]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[18]    ; |avalon_master_state_machine|user_read_data[18]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[21]    ; |avalon_master_state_machine|user_read_data[21]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[28]    ; |avalon_master_state_machine|user_read_data[28]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[31]    ; |avalon_master_state_machine|user_read_data[31]    ; pin_out          ;
; |avalon_master_state_machine|user_address[13]      ; |avalon_master_state_machine|user_address[13]      ; out              ;
; |avalon_master_state_machine|user_address[22]      ; |avalon_master_state_machine|user_address[22]      ; out              ;
; |avalon_master_state_machine|user_address[24]      ; |avalon_master_state_machine|user_address[24]      ; out              ;
; |avalon_master_state_machine|user_address[26]      ; |avalon_master_state_machine|user_address[26]      ; out              ;
; |avalon_master_state_machine|user_address[27]      ; |avalon_master_state_machine|user_address[27]      ; out              ;
; |avalon_master_state_machine|user_address[29]      ; |avalon_master_state_machine|user_address[29]      ; out              ;
; |avalon_master_state_machine|user_address[30]      ; |avalon_master_state_machine|user_address[30]      ; out              ;
; |avalon_master_state_machine|user_address[31]      ; |avalon_master_state_machine|user_address[31]      ; out              ;
; |avalon_master_state_machine|master_address[13]    ; |avalon_master_state_machine|master_address[13]    ; pin_out          ;
; |avalon_master_state_machine|master_address[22]    ; |avalon_master_state_machine|master_address[22]    ; pin_out          ;
; |avalon_master_state_machine|master_address[24]    ; |avalon_master_state_machine|master_address[24]    ; pin_out          ;
; |avalon_master_state_machine|master_address[26]    ; |avalon_master_state_machine|master_address[26]    ; pin_out          ;
; |avalon_master_state_machine|master_address[27]    ; |avalon_master_state_machine|master_address[27]    ; pin_out          ;
; |avalon_master_state_machine|master_address[29]    ; |avalon_master_state_machine|master_address[29]    ; pin_out          ;
; |avalon_master_state_machine|master_address[30]    ; |avalon_master_state_machine|master_address[30]    ; pin_out          ;
; |avalon_master_state_machine|master_address[31]    ; |avalon_master_state_machine|master_address[31]    ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[0]  ; |avalon_master_state_machine|master_byteenable[0]  ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[1]  ; |avalon_master_state_machine|master_byteenable[1]  ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[2]  ; |avalon_master_state_machine|master_byteenable[2]  ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[3]  ; |avalon_master_state_machine|master_byteenable[3]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[0]   ; |avalon_master_state_machine|master_writedata[0]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[3]   ; |avalon_master_state_machine|master_writedata[3]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[4]   ; |avalon_master_state_machine|master_writedata[4]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[5]   ; |avalon_master_state_machine|master_writedata[5]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[11]  ; |avalon_master_state_machine|master_writedata[11]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[15]  ; |avalon_master_state_machine|master_writedata[15]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[18]  ; |avalon_master_state_machine|master_writedata[18]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[22]  ; |avalon_master_state_machine|master_writedata[22]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[24]  ; |avalon_master_state_machine|master_writedata[24]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[25]  ; |avalon_master_state_machine|master_writedata[25]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[28]  ; |avalon_master_state_machine|master_writedata[28]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[29]  ; |avalon_master_state_machine|master_writedata[29]  ; pin_out          ;
; |avalon_master_state_machine|state[3]              ; |avalon_master_state_machine|state[3]              ; pin_out          ;
; |avalon_master_state_machine|state[8]              ; |avalon_master_state_machine|state[8]              ; pin_out          ;
; |avalon_master_state_machine|state[9]              ; |avalon_master_state_machine|state[9]              ; pin_out          ;
; |avalon_master_state_machine|state[10]             ; |avalon_master_state_machine|state[10]             ; pin_out          ;
; |avalon_master_state_machine|state[11]             ; |avalon_master_state_machine|state[11]             ; pin_out          ;
; |avalon_master_state_machine|state[12]             ; |avalon_master_state_machine|state[12]             ; pin_out          ;
; |avalon_master_state_machine|state[13]             ; |avalon_master_state_machine|state[13]             ; pin_out          ;
; |avalon_master_state_machine|state[14]             ; |avalon_master_state_machine|state[14]             ; pin_out          ;
; |avalon_master_state_machine|state[15]             ; |avalon_master_state_machine|state[15]             ; pin_out          ;
; |avalon_master_state_machine|Selector0~0           ; |avalon_master_state_machine|Selector0~0           ; out0             ;
; |avalon_master_state_machine|Selector0~1           ; |avalon_master_state_machine|Selector0~1           ; out0             ;
; |avalon_master_state_machine|Selector0~2           ; |avalon_master_state_machine|Selector0~2           ; out0             ;
; |avalon_master_state_machine|Selector0~3           ; |avalon_master_state_machine|Selector0~3           ; out0             ;
; |avalon_master_state_machine|Selector0~4           ; |avalon_master_state_machine|Selector0~4           ; out0             ;
; |avalon_master_state_machine|Selector1~0           ; |avalon_master_state_machine|Selector1~0           ; out0             ;
; |avalon_master_state_machine|Selector1~1           ; |avalon_master_state_machine|Selector1~1           ; out0             ;
; |avalon_master_state_machine|Selector1~2           ; |avalon_master_state_machine|Selector1~2           ; out0             ;
; |avalon_master_state_machine|Selector1~3           ; |avalon_master_state_machine|Selector1~3           ; out0             ;
; |avalon_master_state_machine|Selector1~4           ; |avalon_master_state_machine|Selector1~4           ; out0             ;
; |avalon_master_state_machine|Selector2~0           ; |avalon_master_state_machine|Selector2~0           ; out0             ;
; |avalon_master_state_machine|Selector2~1           ; |avalon_master_state_machine|Selector2~1           ; out0             ;
; |avalon_master_state_machine|Selector2~2           ; |avalon_master_state_machine|Selector2~2           ; out0             ;
; |avalon_master_state_machine|Selector2~3           ; |avalon_master_state_machine|Selector2~3           ; out0             ;
; |avalon_master_state_machine|Selector2~4           ; |avalon_master_state_machine|Selector2~4           ; out0             ;
; |avalon_master_state_machine|Selector3~0           ; |avalon_master_state_machine|Selector3~0           ; out0             ;
; |avalon_master_state_machine|Selector3~1           ; |avalon_master_state_machine|Selector3~1           ; out0             ;
; |avalon_master_state_machine|Selector3~2           ; |avalon_master_state_machine|Selector3~2           ; out0             ;
; |avalon_master_state_machine|Selector3~3           ; |avalon_master_state_machine|Selector3~3           ; out0             ;
; |avalon_master_state_machine|Selector3~4           ; |avalon_master_state_machine|Selector3~4           ; out0             ;
; |avalon_master_state_machine|Selector4~0           ; |avalon_master_state_machine|Selector4~0           ; out0             ;
; |avalon_master_state_machine|Selector4~1           ; |avalon_master_state_machine|Selector4~1           ; out0             ;
; |avalon_master_state_machine|Selector4~2           ; |avalon_master_state_machine|Selector4~2           ; out0             ;
; |avalon_master_state_machine|Selector4~3           ; |avalon_master_state_machine|Selector4~3           ; out0             ;
; |avalon_master_state_machine|Selector4~4           ; |avalon_master_state_machine|Selector4~4           ; out0             ;
; |avalon_master_state_machine|Selector5~0           ; |avalon_master_state_machine|Selector5~0           ; out0             ;
; |avalon_master_state_machine|Selector5~1           ; |avalon_master_state_machine|Selector5~1           ; out0             ;
; |avalon_master_state_machine|Selector5~2           ; |avalon_master_state_machine|Selector5~2           ; out0             ;
; |avalon_master_state_machine|Selector5~3           ; |avalon_master_state_machine|Selector5~3           ; out0             ;
; |avalon_master_state_machine|Selector5~4           ; |avalon_master_state_machine|Selector5~4           ; out0             ;
; |avalon_master_state_machine|Selector6~0           ; |avalon_master_state_machine|Selector6~0           ; out0             ;
; |avalon_master_state_machine|Selector6~1           ; |avalon_master_state_machine|Selector6~1           ; out0             ;
; |avalon_master_state_machine|Selector6~2           ; |avalon_master_state_machine|Selector6~2           ; out0             ;
; |avalon_master_state_machine|Selector6~3           ; |avalon_master_state_machine|Selector6~3           ; out0             ;
; |avalon_master_state_machine|Selector6~4           ; |avalon_master_state_machine|Selector6~4           ; out0             ;
; |avalon_master_state_machine|Selector7~0           ; |avalon_master_state_machine|Selector7~0           ; out0             ;
; |avalon_master_state_machine|Selector7~1           ; |avalon_master_state_machine|Selector7~1           ; out0             ;
; |avalon_master_state_machine|Selector7~2           ; |avalon_master_state_machine|Selector7~2           ; out0             ;
; |avalon_master_state_machine|Selector7~3           ; |avalon_master_state_machine|Selector7~3           ; out0             ;
; |avalon_master_state_machine|Selector7~4           ; |avalon_master_state_machine|Selector7~4           ; out0             ;
; |avalon_master_state_machine|Selector8~1           ; |avalon_master_state_machine|Selector8~1           ; out0             ;
; |avalon_master_state_machine|Selector8~3           ; |avalon_master_state_machine|Selector8~3           ; out0             ;
; |avalon_master_state_machine|Selector9~1           ; |avalon_master_state_machine|Selector9~1           ; out0             ;
; |avalon_master_state_machine|Selector9~2           ; |avalon_master_state_machine|Selector9~2           ; out0             ;
; |avalon_master_state_machine|Selector10~1          ; |avalon_master_state_machine|Selector10~1          ; out0             ;
; |avalon_master_state_machine|Selector10~3          ; |avalon_master_state_machine|Selector10~3          ; out0             ;
; |avalon_master_state_machine|Selector10~4          ; |avalon_master_state_machine|Selector10~4          ; out0             ;
; |avalon_master_state_machine|Selector11~1          ; |avalon_master_state_machine|Selector11~1          ; out0             ;
; |avalon_master_state_machine|Selector11~2          ; |avalon_master_state_machine|Selector11~2          ; out0             ;
; |avalon_master_state_machine|Selector11~4          ; |avalon_master_state_machine|Selector11~4          ; out0             ;
; |avalon_master_state_machine|Selector12~0          ; |avalon_master_state_machine|Selector12~0          ; out0             ;
; |avalon_master_state_machine|Selector12~1          ; |avalon_master_state_machine|Selector12~1          ; out0             ;
; |avalon_master_state_machine|Selector12~2          ; |avalon_master_state_machine|Selector12~2          ; out0             ;
; |avalon_master_state_machine|Selector12~3          ; |avalon_master_state_machine|Selector12~3          ; out0             ;
; |avalon_master_state_machine|Selector12~4          ; |avalon_master_state_machine|Selector12~4          ; out0             ;
; |avalon_master_state_machine|Selector13~1          ; |avalon_master_state_machine|Selector13~1          ; out0             ;
; |avalon_master_state_machine|Selector14~1          ; |avalon_master_state_machine|Selector14~1          ; out0             ;
; |avalon_master_state_machine|Selector15~1          ; |avalon_master_state_machine|Selector15~1          ; out0             ;
; |avalon_master_state_machine|Selector15~4          ; |avalon_master_state_machine|Selector15~4          ; out0             ;
+----------------------------------------------------+----------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; Node Name                                          ; Output Port Name                                   ; Output Port Type ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; |avalon_master_state_machine|latched_read_data[31] ; |avalon_master_state_machine|latched_read_data[31] ; regout           ;
; |avalon_master_state_machine|latched_read_data[28] ; |avalon_master_state_machine|latched_read_data[28] ; regout           ;
; |avalon_master_state_machine|latched_read_data[21] ; |avalon_master_state_machine|latched_read_data[21] ; regout           ;
; |avalon_master_state_machine|latched_read_data[18] ; |avalon_master_state_machine|latched_read_data[18] ; regout           ;
; |avalon_master_state_machine|latched_read_data[17] ; |avalon_master_state_machine|latched_read_data[17] ; regout           ;
; |avalon_master_state_machine|latched_read_data[15] ; |avalon_master_state_machine|latched_read_data[15] ; regout           ;
; |avalon_master_state_machine|latched_read_data[13] ; |avalon_master_state_machine|latched_read_data[13] ; regout           ;
; |avalon_master_state_machine|latched_read_data[8]  ; |avalon_master_state_machine|latched_read_data[8]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[7]  ; |avalon_master_state_machine|latched_read_data[7]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[3]  ; |avalon_master_state_machine|latched_read_data[3]  ; regout           ;
; |avalon_master_state_machine|latched_read_data[1]  ; |avalon_master_state_machine|latched_read_data[1]  ; regout           ;
; |avalon_master_state_machine|state~0               ; |avalon_master_state_machine|state~0               ; out              ;
; |avalon_master_state_machine|state~1               ; |avalon_master_state_machine|state~1               ; out              ;
; |avalon_master_state_machine|state~2               ; |avalon_master_state_machine|state~2               ; out              ;
; |avalon_master_state_machine|state~3               ; |avalon_master_state_machine|state~3               ; out              ;
; |avalon_master_state_machine|state~4               ; |avalon_master_state_machine|state~4               ; out              ;
; |avalon_master_state_machine|state~5               ; |avalon_master_state_machine|state~5               ; out              ;
; |avalon_master_state_machine|state~6               ; |avalon_master_state_machine|state~6               ; out              ;
; |avalon_master_state_machine|state~7               ; |avalon_master_state_machine|state~7               ; out              ;
; |avalon_master_state_machine|state~12              ; |avalon_master_state_machine|state~12              ; out              ;
; |avalon_master_state_machine|state~16              ; |avalon_master_state_machine|state~16              ; out              ;
; |avalon_master_state_machine|state~17              ; |avalon_master_state_machine|state~17              ; out              ;
; |avalon_master_state_machine|state~18              ; |avalon_master_state_machine|state~18              ; out              ;
; |avalon_master_state_machine|state~19              ; |avalon_master_state_machine|state~19              ; out              ;
; |avalon_master_state_machine|state~20              ; |avalon_master_state_machine|state~20              ; out              ;
; |avalon_master_state_machine|state~21              ; |avalon_master_state_machine|state~21              ; out              ;
; |avalon_master_state_machine|state~22              ; |avalon_master_state_machine|state~22              ; out              ;
; |avalon_master_state_machine|state~23              ; |avalon_master_state_machine|state~23              ; out              ;
; |avalon_master_state_machine|state~26              ; |avalon_master_state_machine|state~26              ; out              ;
; |avalon_master_state_machine|state~28              ; |avalon_master_state_machine|state~28              ; out              ;
; |avalon_master_state_machine|state~34              ; |avalon_master_state_machine|state~34              ; out              ;
; |avalon_master_state_machine|WideNor0              ; |avalon_master_state_machine|WideNor0              ; out0             ;
; |avalon_master_state_machine|state[15]~reg0        ; |avalon_master_state_machine|state[15]~reg0        ; regout           ;
; |avalon_master_state_machine|state[14]~reg0        ; |avalon_master_state_machine|state[14]~reg0        ; regout           ;
; |avalon_master_state_machine|state[13]~reg0        ; |avalon_master_state_machine|state[13]~reg0        ; regout           ;
; |avalon_master_state_machine|state[12]~reg0        ; |avalon_master_state_machine|state[12]~reg0        ; regout           ;
; |avalon_master_state_machine|state[11]~reg0        ; |avalon_master_state_machine|state[11]~reg0        ; regout           ;
; |avalon_master_state_machine|state[10]~reg0        ; |avalon_master_state_machine|state[10]~reg0        ; regout           ;
; |avalon_master_state_machine|state[9]~reg0         ; |avalon_master_state_machine|state[9]~reg0         ; regout           ;
; |avalon_master_state_machine|state[8]~reg0         ; |avalon_master_state_machine|state[8]~reg0         ; regout           ;
; |avalon_master_state_machine|state[3]~reg0         ; |avalon_master_state_machine|state[3]~reg0         ; regout           ;
; |avalon_master_state_machine|user_write_data[0]    ; |avalon_master_state_machine|user_write_data[0]    ; out              ;
; |avalon_master_state_machine|user_write_data[3]    ; |avalon_master_state_machine|user_write_data[3]    ; out              ;
; |avalon_master_state_machine|user_write_data[4]    ; |avalon_master_state_machine|user_write_data[4]    ; out              ;
; |avalon_master_state_machine|user_write_data[5]    ; |avalon_master_state_machine|user_write_data[5]    ; out              ;
; |avalon_master_state_machine|user_write_data[11]   ; |avalon_master_state_machine|user_write_data[11]   ; out              ;
; |avalon_master_state_machine|user_write_data[15]   ; |avalon_master_state_machine|user_write_data[15]   ; out              ;
; |avalon_master_state_machine|user_write_data[18]   ; |avalon_master_state_machine|user_write_data[18]   ; out              ;
; |avalon_master_state_machine|user_write_data[22]   ; |avalon_master_state_machine|user_write_data[22]   ; out              ;
; |avalon_master_state_machine|user_write_data[24]   ; |avalon_master_state_machine|user_write_data[24]   ; out              ;
; |avalon_master_state_machine|user_write_data[25]   ; |avalon_master_state_machine|user_write_data[25]   ; out              ;
; |avalon_master_state_machine|user_write_data[28]   ; |avalon_master_state_machine|user_write_data[28]   ; out              ;
; |avalon_master_state_machine|user_write_data[29]   ; |avalon_master_state_machine|user_write_data[29]   ; out              ;
; |avalon_master_state_machine|user_read_data[1]     ; |avalon_master_state_machine|user_read_data[1]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[3]     ; |avalon_master_state_machine|user_read_data[3]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[7]     ; |avalon_master_state_machine|user_read_data[7]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[8]     ; |avalon_master_state_machine|user_read_data[8]     ; pin_out          ;
; |avalon_master_state_machine|user_read_data[13]    ; |avalon_master_state_machine|user_read_data[13]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[15]    ; |avalon_master_state_machine|user_read_data[15]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[17]    ; |avalon_master_state_machine|user_read_data[17]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[18]    ; |avalon_master_state_machine|user_read_data[18]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[21]    ; |avalon_master_state_machine|user_read_data[21]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[28]    ; |avalon_master_state_machine|user_read_data[28]    ; pin_out          ;
; |avalon_master_state_machine|user_read_data[31]    ; |avalon_master_state_machine|user_read_data[31]    ; pin_out          ;
; |avalon_master_state_machine|user_address[2]       ; |avalon_master_state_machine|user_address[2]       ; out              ;
; |avalon_master_state_machine|user_address[4]       ; |avalon_master_state_machine|user_address[4]       ; out              ;
; |avalon_master_state_machine|user_address[6]       ; |avalon_master_state_machine|user_address[6]       ; out              ;
; |avalon_master_state_machine|user_address[8]       ; |avalon_master_state_machine|user_address[8]       ; out              ;
; |avalon_master_state_machine|user_address[9]       ; |avalon_master_state_machine|user_address[9]       ; out              ;
; |avalon_master_state_machine|user_address[12]      ; |avalon_master_state_machine|user_address[12]      ; out              ;
; |avalon_master_state_machine|user_address[13]      ; |avalon_master_state_machine|user_address[13]      ; out              ;
; |avalon_master_state_machine|user_address[18]      ; |avalon_master_state_machine|user_address[18]      ; out              ;
; |avalon_master_state_machine|user_address[20]      ; |avalon_master_state_machine|user_address[20]      ; out              ;
; |avalon_master_state_machine|user_address[21]      ; |avalon_master_state_machine|user_address[21]      ; out              ;
; |avalon_master_state_machine|user_address[22]      ; |avalon_master_state_machine|user_address[22]      ; out              ;
; |avalon_master_state_machine|user_address[24]      ; |avalon_master_state_machine|user_address[24]      ; out              ;
; |avalon_master_state_machine|user_address[25]      ; |avalon_master_state_machine|user_address[25]      ; out              ;
; |avalon_master_state_machine|user_address[26]      ; |avalon_master_state_machine|user_address[26]      ; out              ;
; |avalon_master_state_machine|user_address[27]      ; |avalon_master_state_machine|user_address[27]      ; out              ;
; |avalon_master_state_machine|user_address[28]      ; |avalon_master_state_machine|user_address[28]      ; out              ;
; |avalon_master_state_machine|user_address[29]      ; |avalon_master_state_machine|user_address[29]      ; out              ;
; |avalon_master_state_machine|user_address[30]      ; |avalon_master_state_machine|user_address[30]      ; out              ;
; |avalon_master_state_machine|user_address[31]      ; |avalon_master_state_machine|user_address[31]      ; out              ;
; |avalon_master_state_machine|master_address[2]     ; |avalon_master_state_machine|master_address[2]     ; pin_out          ;
; |avalon_master_state_machine|master_address[4]     ; |avalon_master_state_machine|master_address[4]     ; pin_out          ;
; |avalon_master_state_machine|master_address[6]     ; |avalon_master_state_machine|master_address[6]     ; pin_out          ;
; |avalon_master_state_machine|master_address[8]     ; |avalon_master_state_machine|master_address[8]     ; pin_out          ;
; |avalon_master_state_machine|master_address[9]     ; |avalon_master_state_machine|master_address[9]     ; pin_out          ;
; |avalon_master_state_machine|master_address[12]    ; |avalon_master_state_machine|master_address[12]    ; pin_out          ;
; |avalon_master_state_machine|master_address[13]    ; |avalon_master_state_machine|master_address[13]    ; pin_out          ;
; |avalon_master_state_machine|master_address[18]    ; |avalon_master_state_machine|master_address[18]    ; pin_out          ;
; |avalon_master_state_machine|master_address[20]    ; |avalon_master_state_machine|master_address[20]    ; pin_out          ;
; |avalon_master_state_machine|master_address[21]    ; |avalon_master_state_machine|master_address[21]    ; pin_out          ;
; |avalon_master_state_machine|master_address[22]    ; |avalon_master_state_machine|master_address[22]    ; pin_out          ;
; |avalon_master_state_machine|master_address[24]    ; |avalon_master_state_machine|master_address[24]    ; pin_out          ;
; |avalon_master_state_machine|master_address[25]    ; |avalon_master_state_machine|master_address[25]    ; pin_out          ;
; |avalon_master_state_machine|master_address[26]    ; |avalon_master_state_machine|master_address[26]    ; pin_out          ;
; |avalon_master_state_machine|master_address[27]    ; |avalon_master_state_machine|master_address[27]    ; pin_out          ;
; |avalon_master_state_machine|master_address[28]    ; |avalon_master_state_machine|master_address[28]    ; pin_out          ;
; |avalon_master_state_machine|master_address[29]    ; |avalon_master_state_machine|master_address[29]    ; pin_out          ;
; |avalon_master_state_machine|master_address[30]    ; |avalon_master_state_machine|master_address[30]    ; pin_out          ;
; |avalon_master_state_machine|master_address[31]    ; |avalon_master_state_machine|master_address[31]    ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[0]  ; |avalon_master_state_machine|master_byteenable[0]  ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[1]  ; |avalon_master_state_machine|master_byteenable[1]  ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[2]  ; |avalon_master_state_machine|master_byteenable[2]  ; pin_out          ;
; |avalon_master_state_machine|master_byteenable[3]  ; |avalon_master_state_machine|master_byteenable[3]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[0]   ; |avalon_master_state_machine|master_writedata[0]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[3]   ; |avalon_master_state_machine|master_writedata[3]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[4]   ; |avalon_master_state_machine|master_writedata[4]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[5]   ; |avalon_master_state_machine|master_writedata[5]   ; pin_out          ;
; |avalon_master_state_machine|master_writedata[11]  ; |avalon_master_state_machine|master_writedata[11]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[15]  ; |avalon_master_state_machine|master_writedata[15]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[18]  ; |avalon_master_state_machine|master_writedata[18]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[22]  ; |avalon_master_state_machine|master_writedata[22]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[24]  ; |avalon_master_state_machine|master_writedata[24]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[25]  ; |avalon_master_state_machine|master_writedata[25]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[28]  ; |avalon_master_state_machine|master_writedata[28]  ; pin_out          ;
; |avalon_master_state_machine|master_writedata[29]  ; |avalon_master_state_machine|master_writedata[29]  ; pin_out          ;
; |avalon_master_state_machine|state[3]              ; |avalon_master_state_machine|state[3]              ; pin_out          ;
; |avalon_master_state_machine|state[8]              ; |avalon_master_state_machine|state[8]              ; pin_out          ;
; |avalon_master_state_machine|state[9]              ; |avalon_master_state_machine|state[9]              ; pin_out          ;
; |avalon_master_state_machine|state[10]             ; |avalon_master_state_machine|state[10]             ; pin_out          ;
; |avalon_master_state_machine|state[11]             ; |avalon_master_state_machine|state[11]             ; pin_out          ;
; |avalon_master_state_machine|state[12]             ; |avalon_master_state_machine|state[12]             ; pin_out          ;
; |avalon_master_state_machine|state[13]             ; |avalon_master_state_machine|state[13]             ; pin_out          ;
; |avalon_master_state_machine|state[14]             ; |avalon_master_state_machine|state[14]             ; pin_out          ;
; |avalon_master_state_machine|state[15]             ; |avalon_master_state_machine|state[15]             ; pin_out          ;
; |avalon_master_state_machine|Selector0~0           ; |avalon_master_state_machine|Selector0~0           ; out0             ;
; |avalon_master_state_machine|Selector0~1           ; |avalon_master_state_machine|Selector0~1           ; out0             ;
; |avalon_master_state_machine|Selector0~2           ; |avalon_master_state_machine|Selector0~2           ; out0             ;
; |avalon_master_state_machine|Selector0~3           ; |avalon_master_state_machine|Selector0~3           ; out0             ;
; |avalon_master_state_machine|Selector0~4           ; |avalon_master_state_machine|Selector0~4           ; out0             ;
; |avalon_master_state_machine|Selector1~0           ; |avalon_master_state_machine|Selector1~0           ; out0             ;
; |avalon_master_state_machine|Selector1~1           ; |avalon_master_state_machine|Selector1~1           ; out0             ;
; |avalon_master_state_machine|Selector1~2           ; |avalon_master_state_machine|Selector1~2           ; out0             ;
; |avalon_master_state_machine|Selector1~3           ; |avalon_master_state_machine|Selector1~3           ; out0             ;
; |avalon_master_state_machine|Selector1~4           ; |avalon_master_state_machine|Selector1~4           ; out0             ;
; |avalon_master_state_machine|Selector2~0           ; |avalon_master_state_machine|Selector2~0           ; out0             ;
; |avalon_master_state_machine|Selector2~1           ; |avalon_master_state_machine|Selector2~1           ; out0             ;
; |avalon_master_state_machine|Selector2~2           ; |avalon_master_state_machine|Selector2~2           ; out0             ;
; |avalon_master_state_machine|Selector2~3           ; |avalon_master_state_machine|Selector2~3           ; out0             ;
; |avalon_master_state_machine|Selector2~4           ; |avalon_master_state_machine|Selector2~4           ; out0             ;
; |avalon_master_state_machine|Selector3~0           ; |avalon_master_state_machine|Selector3~0           ; out0             ;
; |avalon_master_state_machine|Selector3~1           ; |avalon_master_state_machine|Selector3~1           ; out0             ;
; |avalon_master_state_machine|Selector3~2           ; |avalon_master_state_machine|Selector3~2           ; out0             ;
; |avalon_master_state_machine|Selector3~3           ; |avalon_master_state_machine|Selector3~3           ; out0             ;
; |avalon_master_state_machine|Selector3~4           ; |avalon_master_state_machine|Selector3~4           ; out0             ;
; |avalon_master_state_machine|Selector4~0           ; |avalon_master_state_machine|Selector4~0           ; out0             ;
; |avalon_master_state_machine|Selector4~1           ; |avalon_master_state_machine|Selector4~1           ; out0             ;
; |avalon_master_state_machine|Selector4~2           ; |avalon_master_state_machine|Selector4~2           ; out0             ;
; |avalon_master_state_machine|Selector4~3           ; |avalon_master_state_machine|Selector4~3           ; out0             ;
; |avalon_master_state_machine|Selector4~4           ; |avalon_master_state_machine|Selector4~4           ; out0             ;
; |avalon_master_state_machine|Selector5~0           ; |avalon_master_state_machine|Selector5~0           ; out0             ;
; |avalon_master_state_machine|Selector5~1           ; |avalon_master_state_machine|Selector5~1           ; out0             ;
; |avalon_master_state_machine|Selector5~2           ; |avalon_master_state_machine|Selector5~2           ; out0             ;
; |avalon_master_state_machine|Selector5~3           ; |avalon_master_state_machine|Selector5~3           ; out0             ;
; |avalon_master_state_machine|Selector5~4           ; |avalon_master_state_machine|Selector5~4           ; out0             ;
; |avalon_master_state_machine|Selector6~0           ; |avalon_master_state_machine|Selector6~0           ; out0             ;
; |avalon_master_state_machine|Selector6~1           ; |avalon_master_state_machine|Selector6~1           ; out0             ;
; |avalon_master_state_machine|Selector6~2           ; |avalon_master_state_machine|Selector6~2           ; out0             ;
; |avalon_master_state_machine|Selector6~3           ; |avalon_master_state_machine|Selector6~3           ; out0             ;
; |avalon_master_state_machine|Selector6~4           ; |avalon_master_state_machine|Selector6~4           ; out0             ;
; |avalon_master_state_machine|Selector7~0           ; |avalon_master_state_machine|Selector7~0           ; out0             ;
; |avalon_master_state_machine|Selector7~1           ; |avalon_master_state_machine|Selector7~1           ; out0             ;
; |avalon_master_state_machine|Selector7~2           ; |avalon_master_state_machine|Selector7~2           ; out0             ;
; |avalon_master_state_machine|Selector7~3           ; |avalon_master_state_machine|Selector7~3           ; out0             ;
; |avalon_master_state_machine|Selector7~4           ; |avalon_master_state_machine|Selector7~4           ; out0             ;
; |avalon_master_state_machine|Selector8~1           ; |avalon_master_state_machine|Selector8~1           ; out0             ;
; |avalon_master_state_machine|Selector8~3           ; |avalon_master_state_machine|Selector8~3           ; out0             ;
; |avalon_master_state_machine|Selector9~1           ; |avalon_master_state_machine|Selector9~1           ; out0             ;
; |avalon_master_state_machine|Selector9~2           ; |avalon_master_state_machine|Selector9~2           ; out0             ;
; |avalon_master_state_machine|Selector10~1          ; |avalon_master_state_machine|Selector10~1          ; out0             ;
; |avalon_master_state_machine|Selector10~3          ; |avalon_master_state_machine|Selector10~3          ; out0             ;
; |avalon_master_state_machine|Selector10~4          ; |avalon_master_state_machine|Selector10~4          ; out0             ;
; |avalon_master_state_machine|Selector11~1          ; |avalon_master_state_machine|Selector11~1          ; out0             ;
; |avalon_master_state_machine|Selector11~2          ; |avalon_master_state_machine|Selector11~2          ; out0             ;
; |avalon_master_state_machine|Selector11~4          ; |avalon_master_state_machine|Selector11~4          ; out0             ;
; |avalon_master_state_machine|Selector12~0          ; |avalon_master_state_machine|Selector12~0          ; out0             ;
; |avalon_master_state_machine|Selector12~1          ; |avalon_master_state_machine|Selector12~1          ; out0             ;
; |avalon_master_state_machine|Selector12~2          ; |avalon_master_state_machine|Selector12~2          ; out0             ;
; |avalon_master_state_machine|Selector12~3          ; |avalon_master_state_machine|Selector12~3          ; out0             ;
; |avalon_master_state_machine|Selector12~4          ; |avalon_master_state_machine|Selector12~4          ; out0             ;
; |avalon_master_state_machine|Selector13~1          ; |avalon_master_state_machine|Selector13~1          ; out0             ;
; |avalon_master_state_machine|Selector14~1          ; |avalon_master_state_machine|Selector14~1          ; out0             ;
; |avalon_master_state_machine|Selector15~1          ; |avalon_master_state_machine|Selector15~1          ; out0             ;
; |avalon_master_state_machine|Selector15~4          ; |avalon_master_state_machine|Selector15~4          ; out0             ;
+----------------------------------------------------+----------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 27 12:38:26 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off avalon_master_state_machine -c avalon_master_state_machine
Info: Using vector source file "D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/sim/avalon_master_state_machine.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of avalon_master_state_machine.vwf called avalon_master_state_machine.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.03 %
Info: Number of transitions in simulation is 2777
Info: Vector file avalon_master_state_machine.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Wed May 27 12:38:26 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


