# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do TrafficController_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/TheMineA7/Desktop/VHDL/Traffic Controller/TrafficController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity trafficController
# -- Compiling architecture behaviour of trafficController
# 
vcom -93 -work work {C:/Users/TheMineA7/Desktop/VHDL/Traffic\ Controller/TrafficController_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity trafficController_TB
# -- Compiling architecture behaviour of trafficController_TB
vsim TrafficController_TB
# vsim TrafficController_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.trafficcontroller_tb(behaviour)
# Loading work.trafficcontroller(behaviour)
add wave *
run 440ns
