
---------- Begin Simulation Statistics ----------
final_tick                               1431492973000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211102                       # Simulator instruction rate (inst/s)
host_mem_usage                                4552104                       # Number of bytes of host memory used
host_op_rate                                   357758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6631.09                       # Real time elapsed on the host
host_tick_rate                               44351787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.294101                       # Number of seconds simulated
sim_ticks                                294100825750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       805272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1611759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10991208                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117329073                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38306351                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     65065794                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26759443                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     124802539                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2640934                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6151232                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361242902                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      313945394                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10991686                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34283818                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    423791325                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    525530779                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.125320                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.206999                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    347425030     66.11%     66.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69590586     13.24%     79.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22681543      4.32%     83.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26465638      5.04%     88.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13528242      2.57%     91.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4487834      0.85%     92.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3259468      0.62%     92.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3808620      0.72%     93.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34283818      6.52%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    525530779                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.681356                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.681356                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    344616533                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1178057871                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       66945048                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134899621                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11023115                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30672938                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147465142                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1982201                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44954276                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              517641                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         124802539                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83095693                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           486964052                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2537702                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            769973256                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          495                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         6846                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22046230                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.212176                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90162651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40947285                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.309029                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    588157266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.177116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.295234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      383335829     65.18%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11904991      2.02%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15108929      2.57%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11614474      1.97%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10089617      1.72%     73.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18128544      3.08%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10798336      1.84%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9683019      1.65%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117493527     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    588157266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          279442                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78491                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 44385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13213388                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73835778                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.437238                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195629563                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44947942                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     132850728                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    181944278                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           75                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       956707                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65180575                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1015073190                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150681621                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27065128                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    845385964                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1180810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     32697866                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11023115                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     34863071                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1003623                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13996746                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        70885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        39938                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53607                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77916889                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30390459                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        39938                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11898149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1315239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       955061824                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           825173171                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664356                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       634500790                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.402875                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            830970079                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1293218070                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     708697482                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.594758                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.594758                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3054701      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    663720394     76.08%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          365      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          154      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6407      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           46      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104869      0.01%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39881      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158142364     18.13%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47224439      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           67      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157328      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    872451092                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        308795                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       621190                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       241891                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       957988                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9478479                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010864                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7448096     78.58%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            7      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1954645     20.62%     99.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        75654      0.80%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            4      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           69      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    878566075                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2344236144                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    824931280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1437835391                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1015072987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       872451092                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    423682773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2319405                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          197                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    615172115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    588157266                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.483364                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.127063                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    327048681     55.61%     55.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60206911     10.24%     65.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51496994      8.76%     74.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37813817      6.43%     81.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36060616      6.13%     87.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29713388      5.05%     92.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24824491      4.22%     96.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13886552      2.36%     98.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7105816      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    588157266                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.483252                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83096342                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 713                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30736407                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18015012                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    181944278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65180575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361487825                       # number of misc regfile reads
system.switch_cpus_1.numCycles              588201651                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     217953805                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     46015180                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83088144                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     18184708                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4218488                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2849716268                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1120848451                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1361994111                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146827748                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     57287709                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11023115                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    129264056                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      618053973                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2388007                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1819732048                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          388                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142518406                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1506426128                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2093827764                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5769175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        68000                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11339271                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          68000                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5003263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       336860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9920148                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         336860                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             472471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       487206                       # Transaction distribution
system.membus.trans_dist::CleanEvict           317980                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               86                       # Transaction distribution
system.membus.trans_dist::ReadExReq            334016                       # Transaction distribution
system.membus.trans_dist::ReadExResp           334016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        472471                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2418246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2418246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2418246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     82796352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     82796352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82796352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            806573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  806573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              806573                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3808362500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4372352750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1431492973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1431492973000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4633936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4771916                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199074                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4633937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17106528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17108443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429073408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429155072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1119347                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50053056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6888520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6820517     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  68003      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6888520                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6805085500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8453727000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            957000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653152                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653210                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           58                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653152                       # number of overall hits
system.l2.overall_hits::total                  653210                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          581                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4916308                       # number of demand (read+write) misses
system.l2.demand_misses::total                4916889                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          581                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4916308                       # number of overall misses
system.l2.overall_misses::total               4916889                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     59239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 200171423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     200230662000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     59239000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 200171423000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    200230662000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5569460                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5570099                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5569460                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5570099                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.909233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.909233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 101960.413081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 40715.801980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40723.038897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 101960.413081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 40715.801980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40723.038897                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782062                       # number of writebacks
system.l2.writebacks::total                    782062                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4916308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4916889                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4916308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916889                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     53439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 151008343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 151061782000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     53439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 151008343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 151061782000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.909233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882729                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.909233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882729                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91977.624785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30715.801980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30723.040931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91977.624785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30715.801980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30723.040931                       # average overall mshr miss latency
system.l2.replacements                         782491                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          638                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              638                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          638                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          638                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4134444                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4134444                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112748                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112748                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86326                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86326                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199074                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199074                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.433638                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.433638                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86326                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86326                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1428766500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1428766500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.433638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.433638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16550.824780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16550.824780                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240153                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       696009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              696009                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  44708928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44708928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       936162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 64236.135596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64236.135596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       696009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         696009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  37748838500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37748838500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 54236.135596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54236.135596                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       412999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4220299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4220880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     59239000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 155462494500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 155521733500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4633298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4633937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.909233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101960.413081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 36836.843669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 36845.807865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4220299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4220880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     53439000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 113259504500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 113312943500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.909233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91977.624785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 26836.843669                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 26845.810234                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4068.800323                       # Cycle average of tags in use
system.l2.tags.total_refs                     2206732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4068.800323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993359                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91849618                       # Number of tag accesses
system.l2.tags.data_accesses                 91849618                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      4110401                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4110401                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      4110401                       # number of overall hits
system.l3.overall_hits::total                 4110401                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          580                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       805907                       # number of demand (read+write) misses
system.l3.demand_misses::total                 806487                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          580                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       805907                       # number of overall misses
system.l3.overall_misses::total                806487                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     49935500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  69745359000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      69795294500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     49935500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  69745359000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     69795294500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          580                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4916308                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4916888                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          580                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4916308                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4916888                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.163925                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.164024                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.163925                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.164024                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86095.689655                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 86542.689169                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86542.367701                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86095.689655                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 86542.689169                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86542.367701                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              487206                       # number of writebacks
system.l3.writebacks::total                    487206                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          580                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       805907                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            806487                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          580                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       805907                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           806487                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     44135500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  61686289000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  61730424500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     44135500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  61686289000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  61730424500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.163925                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.164024                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.163925                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.164024                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76095.689655                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76542.689169                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76542.367701                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76095.689655                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76542.689169                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76542.367701                       # average overall mshr miss latency
system.l3.replacements                        1113253                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782061                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782061                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782061                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782061                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        28776                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         28776                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86240                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86240                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           86                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86326                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86326                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000996                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000996                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           86                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1636000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1636000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000996                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000996                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19023.255814                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19023.255814                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       361993                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                361993                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       334016                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              334016                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  29044712500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   29044712500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       696009                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            696009                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.479902                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.479902                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86956.051507                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86956.051507                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       334016                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         334016                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  25704552500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  25704552500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.479902                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.479902                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76956.051507                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76956.051507                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3748408                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3748408                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          580                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       471891                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           472471                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     49935500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  40700646500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  40750582000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          580                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4220299                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4220879                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.111815                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.111937                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86095.689655                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86250.101189                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 86249.911635                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          580                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       471891                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       472471                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     44135500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  35981736500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  36025872000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.111815                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.111937                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76095.689655                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76250.101189                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 76249.911635                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    10684918                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1146021                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      9.323492                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2577.587036                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       812.304556                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1328.904757                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.712144                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28048.491508                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.078662                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.024790                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.040555                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000022                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.855972                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1060                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1915                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        15840                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        13725                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 159835621                       # Number of tag accesses
system.l3.tags.data_accesses                159835621                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4220879                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1269267                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4760920                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86326                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86326                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           696009                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          696009                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4220879                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14923362                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364732736                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1113253                       # Total snoops (count)
system.tol3bus.snoopTraffic                  31181184                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6116467                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.055074                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.228125                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5779607     94.49%     94.49% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 336860      5.51%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6116467                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5742135000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7418495000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     51578048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51615168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31181184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31181184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       805907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              806487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       487206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             487206                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       126215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    175375393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             175501609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       126215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           126215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106022089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106022089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106022089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       126215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    175375393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            281523698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    487206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    804894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029340022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2141295                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             459463                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      806487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     487206                       # Number of write requests accepted
system.mem_ctrls.readBursts                    806487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   487206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30863                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13394965500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4027370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28497603000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16629.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35379.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   391790                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  180056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                806487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               487206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  760193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       720790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.772558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.526136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.976874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       554702     76.96%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       110381     15.31%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18889      2.62%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9164      1.27%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6675      0.93%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4524      0.63%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3201      0.44%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2895      0.40%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10359      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       720790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.310112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.311380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         28050     98.59%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          241      0.85%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           78      0.27%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           28      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           15      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           13      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            7      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.123300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.085297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.147833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13660     48.01%     48.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              691      2.43%     50.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11407     40.09%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2393      8.41%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              242      0.85%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51550336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   64832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31179200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                51615168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31181184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       175.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    175.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  294120035000                       # Total gap between requests
system.mem_ctrls.avgGap                     227349.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     51513216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31179200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 126215.218557576591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 175154951.940831124783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106015343.277219608426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       805907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       487206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     20214000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  28477389000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6919414628250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34851.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35335.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14202236.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2553742380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1357319700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2871650880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1277699400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23215567440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      83495420010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42622784640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157394184450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.170835                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 109965793000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9820460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174314572750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2592791040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1378078350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2879433480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1265354100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23215567440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85268916300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41129314080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       157729454790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.310819                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 106071339500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9820460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178209026250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83094542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508705158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83094542                       # number of overall hits
system.cpu.icache.overall_hits::total      1508705158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3205                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1151                       # number of overall misses
system.cpu.icache.overall_misses::total          3205                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     96922500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96922500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     96922500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96922500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83095693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508708363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83095693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508708363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 84207.211121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30241.029641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 84207.211121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30241.029641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          375                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2180                       # number of writebacks
system.cpu.icache.writebacks::total              2180                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          512                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          512                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          512                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          512                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          639                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          639                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60824500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60824500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95187.010955                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95187.010955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95187.010955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95187.010955                       # average overall mshr miss latency
system.cpu.icache.replacements                   2180                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83094542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508705158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3205                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     96922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83095693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508708363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 84207.211121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30241.029641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          512                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          512                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60824500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60824500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95187.010955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95187.010955                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.330208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508707850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2692                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          560441.251857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.364812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    23.965395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.046807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6034836144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6034836144                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159666070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599251334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159666070                       # number of overall hits
system.cpu.dcache.overall_hits::total       599251334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8486609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24176878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8486609                       # number of overall misses
system.cpu.dcache.overall_misses::total      24176878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22873984000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 350798930580                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 373672914580                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22873984000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 350798930580                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 373672914580                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168152679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623428212                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168152679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623428212                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38469.014880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 41335.582985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15455.796839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38469.014880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 41335.582985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15455.796839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21268580                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          961                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1121762                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.959975                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.100000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763121                       # number of writebacks
system.cpu.dcache.writebacks::total           5763121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2718098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2718098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2718098                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2718098                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5768511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6363119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5768511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6363119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22279376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 219019354580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 241298730580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22279376000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 219019354580                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 241298730580                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010207                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37469.014880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 37968.091693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37921.454963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37469.014880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 37968.091693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37921.454963                       # average overall mshr miss latency
system.cpu.dcache.replacements               19763742                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    126004944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454866632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7351373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18413310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  15617384500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 297489080500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 313106465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133356317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473279942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34589.692450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 40467.145457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17004.355273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2718074                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2718074                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4633299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5084803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15165880500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 166844753000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 182010633500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33589.692450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 36009.925757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35795.021656                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7256599500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  53309850080                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60566449580                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50708.572087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 46959.266690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10508.499176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7113495500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  52174601580                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  59288097080                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49708.572087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 45960.227323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46379.844326                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620888186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19764254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.414704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   367.097391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.711605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   105.186897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.716987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.205443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513477102                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513477102                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1431492973000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 405382184500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
