HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'.||Filterwheel.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'.||Filterwheel.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/59||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/60||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||Filterwheel.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.||Filterwheel.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'.||Filterwheel.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/73||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/75||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/116||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/118||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/120||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/122||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/124||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/126||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/130||Filterwheel_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/162||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/164||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/166||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/168||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/170||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/172||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/176||Filterwheel_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||Filterwheel.srr(209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/209||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Filterwheel.srr(293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/293||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/336||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/337||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/338||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/339||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/340||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/341||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/342||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/343||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/344||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/345||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/346||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/347||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/348||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/349||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/350||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/351||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/352||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/353||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/354||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/355||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/356||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/357||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/358||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/359||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/360||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/361||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Filterwheel.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/362||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Filterwheel.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/363||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/364||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/365||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Filterwheel.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/366||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/376||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/377||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/378||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/379||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/380||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||Filterwheel.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/395||Filterwheel.v(445);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/445
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Filterwheel.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/409||Filterwheel_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/416||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/417||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/418||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/419||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Filterwheel.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/420||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Filterwheel.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/427||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Filterwheel.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/434||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Filterwheel.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/441||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Filterwheel.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/448||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Filterwheel.srr(458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/458||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Filterwheel.srr(459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/459||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Filterwheel.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/460||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Filterwheel.srr(461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/461||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Filterwheel.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/462||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Filterwheel.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/463||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Filterwheel.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/464||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Filterwheel.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/465||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Filterwheel.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/466||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Filterwheel.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/467||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Filterwheel.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/468||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Filterwheel.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/469||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Filterwheel.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/470||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Filterwheel.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/471||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Filterwheel.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/472||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Filterwheel.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/473||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Filterwheel.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/474||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Filterwheel.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/475||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Filterwheel.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/476||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Filterwheel.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/477||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Filterwheel.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/478||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Filterwheel.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/479||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Filterwheel.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/480||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Filterwheel.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/481||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Filterwheel.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/482||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Filterwheel.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/483||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Filterwheel.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/484||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Filterwheel.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/485||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Filterwheel.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/486||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Filterwheel.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/487||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Filterwheel.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/488||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Filterwheel.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/489||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Filterwheel.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/490||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Filterwheel.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/493||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Filterwheel.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/494||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Filterwheel.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/495||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||Filterwheel.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/496||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||Filterwheel.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/497||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||Filterwheel.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/498||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||Filterwheel.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/499||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||Filterwheel.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/500||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||Filterwheel.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/501||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||Filterwheel.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/502||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||Filterwheel.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/503||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Filterwheel.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/504||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Filterwheel.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/505||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Filterwheel.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/506||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Filterwheel.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/507||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Filterwheel.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/508||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Filterwheel.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/509||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Filterwheel.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/510||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||Filterwheel.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/511||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||Filterwheel.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/512||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||Filterwheel.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/513||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||Filterwheel.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/514||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||Filterwheel.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/515||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||Filterwheel.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/516||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||Filterwheel.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/517||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||Filterwheel.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/518||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Filterwheel.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/519||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Filterwheel.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/520||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Filterwheel.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/521||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Filterwheel.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/522||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Filterwheel.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/523||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Filterwheel.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/524||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Filterwheel.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/525||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||Filterwheel.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/526||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||Filterwheel.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/527||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||Filterwheel.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/528||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||Filterwheel.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/529||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||Filterwheel.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/530||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||Filterwheel.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/531||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||Filterwheel.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/532||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||Filterwheel.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/533||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Filterwheel.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/534||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Filterwheel.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/535||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Filterwheel.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/536||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Filterwheel.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/537||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Filterwheel.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/538||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Filterwheel.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/539||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Filterwheel.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/540||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'.||Filterwheel.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/577||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/578||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/579||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/580||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'.||Filterwheel.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/583||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/584||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||Filterwheel.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.||Filterwheel.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'.||Filterwheel.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/597||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/599||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||Filterwheel.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/600||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/601||Main.vhd(1783);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1783
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/602||Main.vhd(1882);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1882
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/603||Main.vhd(1981);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1981
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Filterwheel.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/604||Main.vhd(2092);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2092
Implementation;Synthesis||CD638||@W:Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/605||Main.vhd(1032);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1032
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/606||Main.vhd(1051);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1051
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/607||Main.vhd(1064);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1064
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/608||Main.vhd(1071);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1071
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/609||Main.vhd(1084);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1084
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/610||Main.vhd(1091);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1091
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/611||Main.vhd(1104);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1104
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/612||Main.vhd(1111);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1111
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/613||Main.vhd(1124);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1124
Implementation;Synthesis||CD638||@W:Signal uartusbrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/614||Main.vhd(1131);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1131
Implementation;Synthesis||CD638||@W:Signal uartrxusbdbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/615||Main.vhd(1144);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1144
Implementation;Synthesis||CD638||@W:Signal uartgpsrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/616||Main.vhd(1152);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1152
Implementation;Synthesis||CD638||@W:Signal uartrxgpsdbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/617||Main.vhd(1165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1165
Implementation;Synthesis||CD638||@W:Signal pps_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/618||Main.vhd(1169);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1169
Implementation;Synthesis||CD638||@W:Signal ppsdetected is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/619||Main.vhd(1171);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1171
Implementation;Synthesis||CD638||@W:Signal clkdacreadback is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/620||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1176
Implementation;Synthesis||CD638||@W:Signal ncsclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/621||Main.vhd(1177);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1177
Implementation;Synthesis||CD638||@W:Signal sckclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/622||Main.vhd(1178);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1178
Implementation;Synthesis||CD638||@W:Signal mosiclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/623||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1179
Implementation;Synthesis||CD638||@W:Signal misoclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/624||Main.vhd(1180);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1180
Implementation;Synthesis||CD638||@W:Signal posledsena is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/625||Main.vhd(1201);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1201
Implementation;Synthesis||CD638||@W:Signal posledsenb is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/626||Main.vhd(1212);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1212
Implementation;Synthesis||CD638||@W:Signal shootthruixnae is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/627||Main.vhd(1259);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1259
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.||Filterwheel.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/628||FourWireStepperMotorDriver.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.||Filterwheel.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/629||FourWireStepperMotor.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/637||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/644||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||Filterwheel.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/648||UartTxFifoExtClk.vhd(9);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/9
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||Filterwheel.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/649||UartTxFifoExtClk.vhd(98);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/98
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Filterwheel.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/650||UartTxFifoExtClk.vhd(249);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/249
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||Filterwheel.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/651||IBufP2.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||Filterwheel.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/655||UartTx.vhd(6);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||Filterwheel.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/656||UartTx.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/72
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||Filterwheel.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/660||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||Filterwheel.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/661||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||Filterwheel.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/664||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||Filterwheel.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/674||UartRxFifoExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||Filterwheel.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/675||UartRxExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||Filterwheel.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/676||UartRxRaw.vhd(8);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||Filterwheel.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/689||IBufP3.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/693||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/697||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/701||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||Filterwheel.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/705||VariableClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.spideviceports.spidevice.||Filterwheel.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/709||SpiDevice.vhd(21);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'/linenumber/21
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||Filterwheel.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/710||SpiMaster.vhd(15);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/15
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||Filterwheel.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/718||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal UartGpsClkDivider is floating; a simulation mismatch is possible.||Filterwheel.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/721||RegisterSpace.vhd(227);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/227
Implementation;Synthesis||CL240||@W:Signal UartUsbClkDivider is floating; a simulation mismatch is possible.||Filterwheel.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/722||RegisterSpace.vhd(214);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/214
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||Filterwheel.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/766||IBufP1.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/770||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||Filterwheel.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/774||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal LedR is floating; a simulation mismatch is possible.||Filterwheel.srr(780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/780||Main.vhd(97);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/97
Implementation;Synthesis||CL168||@W:Removing instance IBufLatch because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Filterwheel.srr(781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/781||Main.vhd(1312);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1312
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/782||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/783||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/784||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/785||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/786||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/787||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/788||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/789||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/790||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/791||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/792||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/793||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/794||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/795||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/796||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/797||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/798||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/799||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/800||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/801||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/802||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/803||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/804||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/805||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/806||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/807||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/808||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/809||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/810||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/811||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/812||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/813||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/814||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/815||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/816||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/817||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/818||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/819||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/820||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/821||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/822||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/823||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/824||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/825||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/826||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/827||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/828||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/829||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/830||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/831||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/832||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/833||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/834||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/835||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/836||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/837||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/838||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/839||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/840||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/841||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/842||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/843||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/844||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/845||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 0 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/846||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 1 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/847||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 2 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/848||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 3 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/849||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 4 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/850||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 5 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/851||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 6 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/852||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 7 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/853||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 8 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/854||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 9 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/855||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 10 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/856||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 11 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/857||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 12 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/858||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 13 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/859||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 14 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/860||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL245||@W:Bit 15 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/861||Main.vhd(1364);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1364
Implementation;Synthesis||CL159||@N: Input MonitorAdcSampleToRead is unused.||Filterwheel.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/870||RegisterSpace.vhd(142);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||Filterwheel.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/877||VariableClockDivider.vhd(22);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/22
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||Filterwheel.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/886||IBufP3.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/31
Implementation;Synthesis||CL159||@N: Input clk is unused.||Filterwheel.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/891||UartRxExtClk.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/13
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||Filterwheel.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/914||Main.vhd(50);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/50
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1059||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1060||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1061||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1062||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1063||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1064||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1065||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1066||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1067||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1068||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1069||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn5V_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1070||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedR_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1071||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedG_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1072||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedB_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1073||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1074||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1075||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||Filterwheel.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1076||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||Filterwheel.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1077||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||Filterwheel.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1078||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||Filterwheel.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1079||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||Filterwheel.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1080||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||Filterwheel.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1081||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1082||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartGpsTxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1083||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1084||UartRxRaw.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/37
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1085||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1086||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1087||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1088||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1089||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1090||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.we_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1091||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.re_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1092||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1093||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1094||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1095||UartTx.vhd(35);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/35
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo is being ignored due to limitations in architecture. ||Filterwheel.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1096||UartTx.vhd(35);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/35
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.CurrentState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1097||UartTxFifoExtClk.vhd(181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/181
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.NextState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1098||UartTxFifoExtClk.vhd(181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/181
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartUsbRxBitClockDiv.ClkDiv[4:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1099||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartGpsRxBitClockDiv.ClkDiv[8:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1100||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1101||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1102||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[23:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1103||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1104||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1105||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1106||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1107||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1108||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1109||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1110||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1111||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1112||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1113||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1114||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1115||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1116||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1117||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1118||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1119||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1120||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1121||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1122||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1123||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1124||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1125||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1126||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1127||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1128||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1129||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1130||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1131||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1132||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1133||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1134||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1135||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1136||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1137||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1138||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1139||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1140||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseB[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1141||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseA[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1142||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1143||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1144||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1145||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1146||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1147||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1148||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1149||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1150||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1151||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1152||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1153||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1154||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1155||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1156||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1157||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1158||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosSenseA[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1159||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosSenseB[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1160||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseHomeB is being ignored due to limitations in architecture. ||Filterwheel.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1161||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseHomeA is being ignored due to limitations in architecture. ||Filterwheel.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1162||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit2B is being ignored due to limitations in architecture. ||Filterwheel.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1163||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit2A is being ignored due to limitations in architecture. ||Filterwheel.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1164||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1167||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1168||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1169||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1170||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1171||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1172||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1173||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1174||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1175||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1176||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1177||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1178||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1179||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1180||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1181||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1182||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1183||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1184||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1185||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1186||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1187||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1188||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1189||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1190||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1191||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1192||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1193||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1194||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1195||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1196||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1197||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1198||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1205||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1206||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1207||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1208||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1209||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1210||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1211||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1212||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1213||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1214||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1215||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1216||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1217||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1218||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1219||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1220||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1221||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1222||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1223||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1224||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_5(implementation)) because it does not drive other instances.||Filterwheel.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1231||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_4(implementation)) because it does not drive other instances.||Filterwheel.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1232||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||Filterwheel.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1233||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||Filterwheel.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1234||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||Filterwheel.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1235||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||Filterwheel.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1236||UartTxFifoExtClk.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1237||Main.vhd(1288);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1288
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1238||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1239||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1240||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1241||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1242||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1243||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1244||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1245||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1246||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1247||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1248||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1249||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1250||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1251||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1252||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1253||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1254||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1255||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_9(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1256||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1257||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1258||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1259||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1260||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1261||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1262||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1263||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1264||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1265||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1266||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1267||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1268||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1269||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1270||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1271||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1272||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_7(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1273||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_9(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1274||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist Filterwheel ||Filterwheel.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1275||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 2009 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1361||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1362||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartGpsTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1363||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1364||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartUsbTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1365||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1366||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1367||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1368||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1369||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1370||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1371||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1372||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1373||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1374||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1375||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Filterwheel.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1377||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1451||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1452||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1453||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1454||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1455||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1456||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1457||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1458||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1459||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing user instance Main_0.RegisterSpace.WriteClkDac_5 because it is equivalent to instance Main_0.RegisterSpace.PPSCountReset_5. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1464||RegisterSpace.vhd(1151);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/1151
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1465||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1466||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1467||RegisterSpace.vhd(423);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'/linenumber/423
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1480||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1481||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1482||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1483||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  ||Filterwheel.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1484||FourWireStepperMotorDriver.vhd(108);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/108
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[23:0] ||Filterwheel.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1485||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||Filterwheel.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1486||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))||Filterwheel.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1487||FourWireStepperMotorDriver.vhd(118);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/118
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[0] because it is equivalent to instance Main_0.LastPosSenseHomeA. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1488||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[1] because it is equivalent to instance Main_0.LastPosSenseBit0A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1489||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[2] because it is equivalent to instance Main_0.LastPosSenseBit1A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1490||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[3] because it is equivalent to instance Main_0.LastPosSenseBit2A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1491||Main.vhd(2665);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/2665
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[0] because it is equivalent to instance Main_0.LastPosSenseHomeB. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1492||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[1] because it is equivalent to instance Main_0.LastPosSenseBit0B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1493||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[2] because it is equivalent to instance Main_0.LastPosSenseBit1B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1494||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[3] because it is equivalent to instance Main_0.LastPosSenseBit2B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1495||Main.vhd(1195);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'/linenumber/1195
Implementation;Synthesis||MO231||@N: Found counter in view:work.SpiMasterPorts_work_main_architecture_main_0layer1(spimaster) instance ClkDiv[6:0] ||Filterwheel.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1496||SpiMaster.vhd(66);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/66
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1498||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1499||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1500||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1501||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1503||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1505||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1506||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1507||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1509||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1510||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1511||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1512||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1514||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_2(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1516||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1517||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1518||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1520||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1521||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1522||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1523||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1525||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_4(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1527||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1528||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1529||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1531||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1532||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1533||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1534||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1536||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_6(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1538||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_6(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1539||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_6(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1540||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_1layer1(clockdivider) instance ClkDiv[4:0] ||Filterwheel.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1541||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1543||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1544||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1545||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1546||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1548||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_8(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1550||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_8(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1551||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_8(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1552||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_2layer1(clockdivider) instance ClkDiv[8:0] ||Filterwheel.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1553||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_9(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1555||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_9(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1556||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_9(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1557||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_9(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1558||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_10(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1560||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_10(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1562||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_10(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1563||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_10(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1564||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_354 ||Filterwheel.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1597||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartUsbFifoReset_i_arst on CLKINT  I_355 ||Filterwheel.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1598||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_356 ||Filterwheel.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1599||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartGpsFifoReset_i_arst on CLKINT  I_357 ||Filterwheel.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1600||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_358 ||Filterwheel.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1601||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_359 ||Filterwheel.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1602||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_360 ||Filterwheel.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1603||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkGps on CLKINT  I_361 ||Filterwheel.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1604||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk3 on CLKINT  I_362 ||Filterwheel.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1605||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkUsb on CLKINT  I_363 ||Filterwheel.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1606||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_364 ||Filterwheel.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1607||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_365 ||Filterwheel.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1608||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_366 ||Filterwheel.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1609||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_367 ||Filterwheel.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1610||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_368 ||Filterwheel.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1611||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_369 ||Filterwheel.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1612||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_370 ||Filterwheel.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1613||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_371 ||Filterwheel.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1614||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkGps on CLKINT  I_372 ||Filterwheel.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1615||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkUsb on CLKINT  I_373 ||Filterwheel.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1616||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk3 on CLKINT  I_374 ||Filterwheel.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1617||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_375 ||Filterwheel.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1618||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_376 ||Filterwheel.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1619||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_377 ||Filterwheel.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1620||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1648||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1649||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1650||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1651||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1652||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1653||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1654||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1655||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1656||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1657||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1658||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1659||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1660||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1661||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1662||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||Filterwheel.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1673||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsTxBitClockDiv.div_i_4.||Filterwheel.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1674||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsRxBitClockDiv.div_i_6.||Filterwheel.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1675||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbTxBitClockDiv.div_i_3.||Filterwheel.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1676||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbRxBitClockDiv.div_i_5.||Filterwheel.srr(1677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1677||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_2.||Filterwheel.srr(1678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1678||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_2.||Filterwheel.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1679||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_1.||Filterwheel.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1680||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_0.||Filterwheel.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1681||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i_0.||Filterwheel.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1682||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_1.||Filterwheel.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1683||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i.||Filterwheel.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1684||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.||Filterwheel.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1685||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.CCC_0.GL0_net.||Filterwheel.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1686||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT.||Filterwheel.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1687||null;null
Implementation;Place and Route;RootName:Filterwheel
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Warning(s) , 4 Info(s)||Filterwheel_layout_log.log;liberoaction://open_report/file/Filterwheel_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Filterwheel
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Filterwheel_generateBitstream.log;liberoaction://open_report/file/Filterwheel_generateBitstream.log||(null);(null)
