OpenROAD v2.0-7988-g20b9074 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 24 thread(s).
detailed_route arguments:  -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   s386
Die area:                 ( 0 0 ) ( 41340 41340 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     173
Number of terminals:      17
Number of snets:          2
Number of nets:           105

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 60.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2266.
[INFO DRT-0033] mcon shape region query size = 1512.
[INFO DRT-0033] met1 shape region query size = 459.
[INFO DRT-0033] via shape region query size = 60.
[INFO DRT-0033] met2 shape region query size = 45.
[INFO DRT-0033] via2 shape region query size = 48.
[INFO DRT-0033] met3 shape region query size = 44.
[INFO DRT-0033] via3 shape region query size = 48.
[INFO DRT-0033] met4 shape region query size = 14.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 181 pins.
[INFO DRT-0081]   Complete 50 unique inst patterns.
[INFO DRT-0084]   Complete 44 groups.
#scanned instances     = 173
#unique  instances     = 60
#stdCellGenAp          = 1502
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1197
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 330
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:02, memory = 91.77 (MB), peak = 91.77 (MB)

Number of guides:     699

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 5 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 5 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 233.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 164.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 88.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 321 vertical wires in 1 frboxes and 173 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 33 vertical wires in 1 frboxes and 50 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 93.25 (MB), peak = 93.25 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 93.47 (MB), peak = 93.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 108.58 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing        3      0
Short               16      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 97.87 (MB), peak = 456.50 (MB)
Total wire length = 1504 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 750 um.
Total wire length on LAYER met2 = 700 um.
Total wire length on LAYER met3 = 52 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 657.
Up-via summary (total 657):.

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    317
           met2     10
           met3      0
           met4      0
----------------------
                   657


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:03, memory = 128.43 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short               14      2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 97.97 (MB), peak = 456.64 (MB)
Total wire length = 1517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 743 um.
Total wire length on LAYER met2 = 707 um.
Total wire length on LAYER met3 = 65 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 662.
Up-via summary (total 662):.

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    318
           met2     14
           met3      0
           met4      0
----------------------
                   662


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 99.88 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 100.10 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 100.11 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:01, memory = 114.22 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing        2
Short               19
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 109.30 (MB), peak = 459.83 (MB)
Total wire length = 1520 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 727 um.
Total wire length on LAYER met2 = 725 um.
Total wire length on LAYER met3 = 67 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 676.
Up-via summary (total 676):.

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    331
           met2     15
           met3      0
           met4      0
----------------------
                   676


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:02, memory = 136.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 122.93 (MB), peak = 473.32 (MB)
Total wire length = 1517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 710 um.
Total wire length on LAYER met2 = 722 um.
Total wire length on LAYER met3 = 84 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 684.
Up-via summary (total 684):.

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    334
           met2     20
           met3      0
           met4      0
----------------------
                   684


[INFO DRT-0198] Complete detail routing.
Total wire length = 1517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 710 um.
Total wire length on LAYER met2 = 722 um.
Total wire length on LAYER met3 = 84 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 684.
Up-via summary (total 684):.

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    334
           met2     20
           met3      0
           met4      0
----------------------
                   684


[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:14, memory = 122.93 (MB), peak = 473.32 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:17.60[h:]min:sec. CPU time: user 38.88 sys 1.44 (229%). Peak memory: 484680KB.
