Analysis & Synthesis report for np_core
Tue Nov 29 13:05:34 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg
 11. State Machine - |np_core|ppu:ppu0|packet_buffer_bypass:pb5|buff_state
 12. State Machine - |np_core|ppu:ppu0|packet_buffer_bypass:pb4|buff_state
 13. State Machine - |np_core|ppu:ppu0|packet_buffer:pb3|buff_state
 14. State Machine - |np_core|ppu:ppu0|packet_buffer:pb2|buff_state
 15. State Machine - |np_core|ppu:ppu0|packet_buffer:pb1|buff_state
 16. State Machine - |np_core|ppu:ppu0|packet_buffer:pb0|buff_state
 17. State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state3
 18. State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state2
 19. State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state1
 20. State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state0
 21. State Machine - |np_core|ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state
 22. State Machine - |np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state
 23. State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state3
 24. State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state2
 25. State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state1
 26. State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state0
 27. State Machine - |np_core|flow_classification:fc|state
 28. User-Specified and Inferred Latches
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
 35. Source assignments for ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
 36. Source assignments for ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
 37. Source assignments for ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
 38. Source assignments for ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
 39. Source assignments for ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated
 40. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated
 41. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component|altsyncram_n5h1:auto_generated
 42. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component|altsyncram_p5h1:auto_generated
 43. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component|altsyncram_r5h1:auto_generated
 44. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component|altsyncram_t5h1:auto_generated
 45. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component|altsyncram_v5h1:auto_generated
 46. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component|altsyncram_16h1:auto_generated
 47. Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component|altsyncram_36h1:auto_generated
 48. Source assignments for out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram|altsyncram_v0k1:altsyncram1
 49. Parameter Settings for User Entity Instance: Top-level Entity: |np_core
 50. Parameter Settings for User Entity Instance: flow_classification:fc
 51. Parameter Settings for User Entity Instance: ppu:ppu0
 52. Parameter Settings for User Entity Instance: ppu:ppu0|in_switch:in_switch
 53. Parameter Settings for User Entity Instance: ppu:ppu0|out_switch:out_switch
 54. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb0
 55. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb1
 57. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb2
 59. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb3
 61. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb4
 63. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb5
 65. Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0
 67. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1
 69. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2
 71. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3
 73. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4
 75. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5
 77. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6
 79. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7
 81. Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl
 83. Parameter Settings for User Entity Instance: out_arbiter:oa
 84. Parameter Settings for User Entity Instance: out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component
 85. altsyncram Parameter Settings by Entity Instance
 86. scfifo Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "out_arbiter:oa|small_fifo_test:input_fifo"
 88. Port Connectivity Checks: "out_arbiter:oa"
 89. Port Connectivity Checks: "ppu:ppu0|yf32_core:service_processor"
 90. Port Connectivity Checks: "ppu:ppu0|lr0:lr0"
 91. Port Connectivity Checks: "ppu:ppu0|packet_buffer_bypass:pb5"
 92. Port Connectivity Checks: "ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm"
 93. Port Connectivity Checks: "ppu:ppu0|packet_buffer_bypass:pb4"
 94. Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb3"
 95. Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb2"
 96. Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb1"
 97. Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb0"
 98. Port Connectivity Checks: "ppu:ppu0"
 99. Port Connectivity Checks: "flow_classification:fc"
100. Elapsed Time Per Partition
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+-----------------------------------+------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Tue Nov 29 13:05:33 2011          ;
; Quartus II Version                ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                     ; np_core                                        ;
; Top-level Entity Name             ; np_core                                        ;
; Family                            ; Stratix IV                                     ;
; Logic utilization                 ; N/A                                            ;
;     Combinational ALUTs           ; 4,127                                          ;
;     Memory ALUTs                  ; 0                                              ;
;     Dedicated logic registers     ; 2,284                                          ;
; Total registers                   ; 2284                                           ;
; Total pins                        ; 368                                            ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 229,952                                        ;
; DSP block 18-bit elements         ; 0                                              ;
; Total GXB Receiver Channel PCS    ; 0                                              ;
; Total GXB Receiver Channel PMA    ; 0                                              ;
; Total GXB Transmitter Channel PCS ; 0                                              ;
; Total GXB Transmitter Channel PMA ; 0                                              ;
; Total PLLs                        ; 0                                              ;
; Total DLLs                        ; 0                                              ;
+-----------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                      ; np_core            ; np_core            ;
; Family name                                                                ; Stratix IV         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; np_core.v                        ; yes             ; User Verilog HDL File                  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.v                      ;
; udp_defines.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/udp_defines.v                  ;
; nf_2.1_defines.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/nf_2.1_defines.v               ;
; registers.v                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/registers.v                    ;
; reg_defines_reference_router.v   ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/reg_defines_reference_router.v ;
; yf32_define.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/yf32_define.v                  ;
; flow_classification.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/flow_classification.v          ;
; ppu.v                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ppu.v                          ;
; in_switch.v                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/in_switch.v                    ;
; out_switch.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_switch.v                   ;
; packet_buffer.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer.v                ;
; ram16_s36_s36_altera.v           ; yes             ; Auto-Found Wizard-Generated File       ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                     ;
; db/altsyncram_3g62.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_3g62.tdf         ;
; packet_buffer_bypass.v           ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/packet_buffer_bypass.v         ;
; lr0.v                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr0.v                          ;
; ramb16_s4_altera.v               ; yes             ; Auto-Found Wizard-Generated File       ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v             ;
; db/altsyncram_l5h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_l5h1.tdf         ;
; lr_00.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_00.mif                      ;
; db/altsyncram_n5h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_n5h1.tdf         ;
; lr_11.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_11.mif                      ;
; db/altsyncram_p5h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_p5h1.tdf         ;
; lr_22.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_22.mif                      ;
; db/altsyncram_r5h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_r5h1.tdf         ;
; lr_33.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_33.mif                      ;
; db/altsyncram_t5h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_t5h1.tdf         ;
; lr_44.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_44.mif                      ;
; db/altsyncram_v5h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_v5h1.tdf         ;
; lr_55.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_55.mif                      ;
; db/altsyncram_16h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_16h1.tdf         ;
; lr_66.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_66.mif                      ;
; db/altsyncram_36h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_36h1.tdf         ;
; lr_77.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/lr_77.mif                      ;
; yf32_core.v                      ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/yf32_core.v             ;
; mlite_cpu.v                      ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v             ;
; pc_next.v                        ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v               ;
; mem_ctrl.v                       ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v              ;
; control.v                        ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/control.v               ;
; reg_bank.v                       ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/reg_bank.v              ;
; bus_mux.v                        ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/bus_mux.v               ;
; alu.v                            ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/alu.v                   ;
; shifter.v                        ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/shifter.v               ;
; mult.v                           ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v                  ;
; pipeline.v                       ; yes             ; Auto-Found Verilog HDL File            ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pipeline.v              ;
; out_arbiter.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/out_arbiter.v                  ;
; small_fifo_test.v                ; yes             ; Auto-Found Wizard-Generated File       ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/small_fifo_test.v              ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                         ;
; db/scfifo_ls31.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/scfifo_ls31.tdf             ;
; db/a_dpfifo_8k31.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_dpfifo_8k31.tdf           ;
; db/a_fefifo_m4f.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/a_fefifo_m4f.tdf            ;
; db/cntr_7l7.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/cntr_7l7.tdf                ;
; db/dpram_t111.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/dpram_t111.tdf              ;
; db/altsyncram_v0k1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/altsyncram_v0k1.tdf         ;
; db/cntr_rkb.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/db/cntr_rkb.tdf                ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+-----------------------------------------------+-------------------+
; Resource                                      ; Usage             ;
+-----------------------------------------------+-------------------+
; Estimated ALUTs Used                          ; 4127              ;
;     -- Combinational ALUTs                    ; 4127              ;
;     -- Memory ALUTs                           ; 0                 ;
;     -- LUT_REGs                               ; 0                 ;
; Dedicated logic registers                     ; 2284              ;
;                                               ;                   ;
; Estimated ALUTs Unavailable                   ; 528               ;
;     -- Due to unpartnered combinational logic ; 528               ;
;     -- Due to Memory ALUTs                    ; 0                 ;
;                                               ;                   ;
; Total combinational functions                 ; 4127              ;
; Combinational ALUT usage by number of inputs  ;                   ;
;     -- 7 input functions                      ; 528               ;
;     -- 6 input functions                      ; 882               ;
;     -- 5 input functions                      ; 699               ;
;     -- 4 input functions                      ; 529               ;
;     -- <=3 input functions                    ; 1489              ;
;                                               ;                   ;
; Combinational ALUTs by mode                   ;                   ;
;     -- normal mode                            ; 3057              ;
;     -- extended LUT mode                      ; 528               ;
;     -- arithmetic mode                        ; 509               ;
;     -- shared arithmetic mode                 ; 33                ;
;                                               ;                   ;
; Estimated ALUT/register pairs used            ; 5772              ;
;                                               ;                   ;
; Total registers                               ; 2284              ;
;     -- Dedicated logic registers              ; 2284              ;
;     -- I/O registers                          ; 0                 ;
;     -- LUT_REGs                               ; 0                 ;
;                                               ;                   ;
; Estimated ALMs:  partially or completely used ; 2,886             ;
;                                               ;                   ;
; I/O pins                                      ; 368               ;
; Total MLAB memory bits                        ; 0                 ;
; Total block memory bits                       ; 229952            ;
; Maximum fan-out node                          ; core_sp_clk~input ;
; Maximum fan-out                               ; 1414              ;
; Total fan-out                                 ; 32189             ;
; Average fan-out                               ; 4.32              ;
+-----------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |np_core                                           ; 4127 (1)          ; 2284 (0)     ; 229952            ; 0            ; 0       ; 0         ; 0         ; 0         ; 368  ; 0            ; |np_core                                                                                                                                                                  ;              ;
;    |flow_classification:fc|                        ; 19 (19)           ; 79 (79)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|flow_classification:fc                                                                                                                                           ;              ;
;    |out_arbiter:oa|                                ; 89 (69)           ; 14 (3)       ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa                                                                                                                                                   ;              ;
;       |small_fifo_test:input_fifo|                 ; 20 (0)            ; 11 (0)       ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo                                                                                                                        ;              ;
;          |scfifo:scfifo_component|                 ; 20 (0)            ; 11 (0)       ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component                                                                                                ;              ;
;             |scfifo_ls31:auto_generated|           ; 20 (0)            ; 11 (0)       ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated                                                                     ;              ;
;                |a_dpfifo_8k31:dpfifo|              ; 20 (4)            ; 11 (0)       ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo                                                ;              ;
;                   |a_fefifo_m4f:fifo_state|        ; 9 (5)             ; 5 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|a_fefifo_m4f:fifo_state                        ;              ;
;                      |cntr_7l7:count_usedw|        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|a_fefifo_m4f:fifo_state|cntr_7l7:count_usedw   ;              ;
;                   |cntr_rkb:rd_ptr_count|          ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|cntr_rkb:rd_ptr_count                          ;              ;
;                   |cntr_rkb:wr_ptr|                ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|cntr_rkb:wr_ptr                                ;              ;
;                   |dpram_t111:FIFOram|             ; 0 (0)             ; 0 (0)        ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram                             ;              ;
;                      |altsyncram_v0k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 576               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram|altsyncram_v0k1:altsyncram1 ;              ;
;    |ppu:ppu0|                                      ; 4018 (146)        ; 2191 (5)     ; 229376            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0                                                                                                                                                         ;              ;
;       |in_switch:in_switch|                        ; 79 (79)           ; 436 (436)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|in_switch:in_switch                                                                                                                                     ;              ;
;       |lr0:lr0|                                    ; 0 (0)             ; 0 (0)        ; 131072            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0                                                                                                                                                 ;              ;
;          |RAMB16_S4_altera:localram0|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_l5h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram1|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_n5h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component|altsyncram_n5h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram2|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_p5h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component|altsyncram_p5h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram3|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_r5h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component|altsyncram_r5h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram4|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_t5h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component|altsyncram_t5h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram5|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_v5h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component|altsyncram_v5h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram6|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_16h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component|altsyncram_16h1:auto_generated                                                       ;              ;
;          |RAMB16_S4_altera:localram7|              ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component                                                                                      ;              ;
;                |altsyncram_36h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component|altsyncram_36h1:auto_generated                                                       ;              ;
;       |out_switch:out_switch|                      ; 173 (173)         ; 76 (76)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|out_switch:out_switch                                                                                                                                   ;              ;
;       |packet_buffer:pb0|                          ; 275 (275)         ; 55 (55)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb0                                                                                                                                       ;              ;
;          |RAM16_s36_s36_altera:pm|                 ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component                                                                               ;              ;
;                |altsyncram_3g62:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated                                                ;              ;
;       |packet_buffer:pb1|                          ; 273 (273)         ; 55 (55)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb1                                                                                                                                       ;              ;
;          |RAM16_s36_s36_altera:pm|                 ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component                                                                               ;              ;
;                |altsyncram_3g62:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated                                                ;              ;
;       |packet_buffer:pb2|                          ; 274 (274)         ; 55 (55)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb2                                                                                                                                       ;              ;
;          |RAM16_s36_s36_altera:pm|                 ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component                                                                               ;              ;
;                |altsyncram_3g62:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated                                                ;              ;
;       |packet_buffer:pb3|                          ; 271 (271)         ; 55 (55)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb3                                                                                                                                       ;              ;
;          |RAM16_s36_s36_altera:pm|                 ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component                                                                               ;              ;
;                |altsyncram_3g62:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated                                                ;              ;
;       |packet_buffer_bypass:pb4|                   ; 203 (203)         ; 21 (21)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4                                                                                                                                ;              ;
;          |RAM16_s36_s36_altera:pm|                 ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm                                                                                                        ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component                                                                        ;              ;
;                |altsyncram_3g62:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated                                         ;              ;
;       |packet_buffer_bypass:pb5|                   ; 204 (204)         ; 21 (21)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5                                                                                                                                ;              ;
;          |RAM16_s36_s36_altera:pm|                 ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm                                                                                                        ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component                                                                        ;              ;
;                |altsyncram_3g62:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated                                         ;              ;
;       |yf32_core:service_processor|                ; 2120 (0)          ; 1412 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor                                                                                                                             ;              ;
;          |mlite_cpu:u1_cpu|                        ; 2120 (211)        ; 1412 (4)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu                                                                                                            ;              ;
;             |alu:u6_alu|                           ; 104 (104)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|alu:u6_alu                                                                                                 ;              ;
;             |bus_mux:u5_bus_mux|                   ; 113 (113)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux                                                                                         ;              ;
;             |control:u3_control|                   ; 79 (79)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control                                                                                         ;              ;
;             |mem_ctrl:u2_mem_ctrl|                 ; 60 (60)           ; 68 (68)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl                                                                                       ;              ;
;             |mult:u8_mult|                         ; 562 (562)         ; 169 (169)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult                                                                                               ;              ;
;             |pc_next:u1_pc_next|                   ; 62 (62)           ; 30 (30)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pc_next:u1_pc_next                                                                                         ;              ;
;             |pipeline:u9_pipeline|                 ; 107 (107)         ; 116 (116)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline                                                                                       ;              ;
;             |reg_bank:u4_reg_bank|                 ; 675 (675)         ; 1025 (1025)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank                                                                                       ;              ;
;             |shifter:u7_shifter|                   ; 147 (147)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter                                                                                         ;              ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram|altsyncram_v0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 72           ; 8            ; 72           ; 576   ; None      ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_00.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component|altsyncram_n5h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_11.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component|altsyncram_p5h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_22.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component|altsyncram_r5h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_33.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component|altsyncram_t5h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_44.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component|altsyncram_v5h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_55.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component|altsyncram_16h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_66.mif ;
; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component|altsyncram_36h1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 4096         ; 4            ; --           ; --           ; 16384 ; lr_77.mif ;
; ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None      ;
; ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None      ;
; ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None      ;
; ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None      ;
; ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None      ;
; ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                    ; IP Include File                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |np_core|out_arbiter:oa|small_fifo_test:input_fifo                 ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/small_fifo_test.v      ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0               ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v     ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1               ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ramb16_s4_altera.v     ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm        ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm        ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm        ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm        ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm ; C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/ram16_s36_s36_altera.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg                        ;
+---------------------------+---------------------------+---------------------------+--------------------------+---------------------------+
; Name                      ; mem_state_reg.STATE_PAUSE ; mem_state_reg.STATE_WRITE ; mem_state_reg.STATE_ADDR ; mem_state_reg.STATE_FETCH ;
+---------------------------+---------------------------+---------------------------+--------------------------+---------------------------+
; mem_state_reg.STATE_FETCH ; 0                         ; 0                         ; 0                        ; 0                         ;
; mem_state_reg.STATE_ADDR  ; 0                         ; 0                         ; 1                        ; 1                         ;
; mem_state_reg.STATE_WRITE ; 0                         ; 1                         ; 0                        ; 1                         ;
; mem_state_reg.STATE_PAUSE ; 1                         ; 0                         ; 0                        ; 1                         ;
+---------------------------+---------------------------+---------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|packet_buffer_bypass:pb5|buff_state                                                                                                               ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; Name                        ; buff_state.BUFF_SEND_CANCEL ; buff_state.BUFF_SEND_PKT ; buff_state.BUFF_SEND_REQ ; buff_state.BUFF_RECV_PKT ; buff_state.BUFF_EMPTY ; buff_state.000 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; buff_state.000              ; 0                           ; 0                        ; 0                        ; 0                        ; 0                     ; 0              ;
; buff_state.BUFF_EMPTY       ; 0                           ; 0                        ; 0                        ; 0                        ; 1                     ; 1              ;
; buff_state.BUFF_RECV_PKT    ; 0                           ; 0                        ; 0                        ; 1                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_REQ    ; 0                           ; 0                        ; 1                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_PKT    ; 0                           ; 1                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_CANCEL ; 1                           ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|packet_buffer_bypass:pb4|buff_state                                                                                                               ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; Name                        ; buff_state.BUFF_SEND_CANCEL ; buff_state.BUFF_SEND_PKT ; buff_state.BUFF_SEND_REQ ; buff_state.BUFF_RECV_PKT ; buff_state.BUFF_EMPTY ; buff_state.000 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; buff_state.000              ; 0                           ; 0                        ; 0                        ; 0                        ; 0                     ; 0              ;
; buff_state.BUFF_EMPTY       ; 0                           ; 0                        ; 0                        ; 0                        ; 1                     ; 1              ;
; buff_state.BUFF_RECV_PKT    ; 0                           ; 0                        ; 0                        ; 1                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_REQ    ; 0                           ; 0                        ; 1                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_PKT    ; 0                           ; 1                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_CANCEL ; 1                           ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|packet_buffer:pb3|buff_state                                                                                                                                                 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; Name                        ; buff_state.BUFF_SEND_CANCEL ; buff_state.BUFF_SEND_PKT ; buff_state.BUFF_SEND_REQ ; buff_state.BUFF_PROC_PKT ; buff_state.BUFF_RECV_PKT ; buff_state.BUFF_EMPTY ; buff_state.000 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; buff_state.000              ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0              ;
; buff_state.BUFF_EMPTY       ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 1              ;
; buff_state.BUFF_RECV_PKT    ; 0                           ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 1              ;
; buff_state.BUFF_PROC_PKT    ; 0                           ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_REQ    ; 0                           ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_PKT    ; 0                           ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_CANCEL ; 1                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|packet_buffer:pb2|buff_state                                                                                                                                                 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; Name                        ; buff_state.BUFF_SEND_CANCEL ; buff_state.BUFF_SEND_PKT ; buff_state.BUFF_SEND_REQ ; buff_state.BUFF_PROC_PKT ; buff_state.BUFF_RECV_PKT ; buff_state.BUFF_EMPTY ; buff_state.000 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; buff_state.000              ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0              ;
; buff_state.BUFF_EMPTY       ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 1              ;
; buff_state.BUFF_RECV_PKT    ; 0                           ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 1              ;
; buff_state.BUFF_PROC_PKT    ; 0                           ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_REQ    ; 0                           ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_PKT    ; 0                           ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_CANCEL ; 1                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|packet_buffer:pb1|buff_state                                                                                                                                                 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; Name                        ; buff_state.BUFF_SEND_CANCEL ; buff_state.BUFF_SEND_PKT ; buff_state.BUFF_SEND_REQ ; buff_state.BUFF_PROC_PKT ; buff_state.BUFF_RECV_PKT ; buff_state.BUFF_EMPTY ; buff_state.000 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; buff_state.000              ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0              ;
; buff_state.BUFF_EMPTY       ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 1              ;
; buff_state.BUFF_RECV_PKT    ; 0                           ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 1              ;
; buff_state.BUFF_PROC_PKT    ; 0                           ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_REQ    ; 0                           ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_PKT    ; 0                           ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_CANCEL ; 1                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|packet_buffer:pb0|buff_state                                                                                                                                                 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; Name                        ; buff_state.BUFF_SEND_CANCEL ; buff_state.BUFF_SEND_PKT ; buff_state.BUFF_SEND_REQ ; buff_state.BUFF_PROC_PKT ; buff_state.BUFF_RECV_PKT ; buff_state.BUFF_EMPTY ; buff_state.000 ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+
; buff_state.000              ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0              ;
; buff_state.BUFF_EMPTY       ; 0                           ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 1              ;
; buff_state.BUFF_RECV_PKT    ; 0                           ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 1              ;
; buff_state.BUFF_PROC_PKT    ; 0                           ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_REQ    ; 0                           ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_PKT    ; 0                           ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
; buff_state.BUFF_SEND_CANCEL ; 1                           ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1              ;
+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state3                                                                                       ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; Name                     ; os_state3.OS_CANCEL ; os_state3.OS_TX ; os_state3.OS_PORT_REQ ; os_state3.OS_LOOKUP_BUFF ; os_state3.OS_IDLE ; os_state3.000 ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; os_state3.000            ; 0                   ; 0               ; 0                     ; 0                        ; 0                 ; 0             ;
; os_state3.OS_IDLE        ; 0                   ; 0               ; 0                     ; 0                        ; 1                 ; 1             ;
; os_state3.OS_LOOKUP_BUFF ; 0                   ; 0               ; 0                     ; 1                        ; 0                 ; 1             ;
; os_state3.OS_PORT_REQ    ; 0                   ; 0               ; 1                     ; 0                        ; 0                 ; 1             ;
; os_state3.OS_TX          ; 0                   ; 1               ; 0                     ; 0                        ; 0                 ; 1             ;
; os_state3.OS_CANCEL      ; 1                   ; 0               ; 0                     ; 0                        ; 0                 ; 1             ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state2                                                                                       ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; Name                     ; os_state2.OS_CANCEL ; os_state2.OS_TX ; os_state2.OS_PORT_REQ ; os_state2.OS_LOOKUP_BUFF ; os_state2.OS_IDLE ; os_state2.000 ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; os_state2.000            ; 0                   ; 0               ; 0                     ; 0                        ; 0                 ; 0             ;
; os_state2.OS_IDLE        ; 0                   ; 0               ; 0                     ; 0                        ; 1                 ; 1             ;
; os_state2.OS_LOOKUP_BUFF ; 0                   ; 0               ; 0                     ; 1                        ; 0                 ; 1             ;
; os_state2.OS_PORT_REQ    ; 0                   ; 0               ; 1                     ; 0                        ; 0                 ; 1             ;
; os_state2.OS_TX          ; 0                   ; 1               ; 0                     ; 0                        ; 0                 ; 1             ;
; os_state2.OS_CANCEL      ; 1                   ; 0               ; 0                     ; 0                        ; 0                 ; 1             ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state1                                                                                       ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; Name                     ; os_state1.OS_CANCEL ; os_state1.OS_TX ; os_state1.OS_PORT_REQ ; os_state1.OS_LOOKUP_BUFF ; os_state1.OS_IDLE ; os_state1.000 ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; os_state1.000            ; 0                   ; 0               ; 0                     ; 0                        ; 0                 ; 0             ;
; os_state1.OS_IDLE        ; 0                   ; 0               ; 0                     ; 0                        ; 1                 ; 1             ;
; os_state1.OS_LOOKUP_BUFF ; 0                   ; 0               ; 0                     ; 1                        ; 0                 ; 1             ;
; os_state1.OS_PORT_REQ    ; 0                   ; 0               ; 1                     ; 0                        ; 0                 ; 1             ;
; os_state1.OS_TX          ; 0                   ; 1               ; 0                     ; 0                        ; 0                 ; 1             ;
; os_state1.OS_CANCEL      ; 1                   ; 0               ; 0                     ; 0                        ; 0                 ; 1             ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|out_switch:out_switch|os_state0                                                                                       ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; Name                     ; os_state0.OS_CANCEL ; os_state0.OS_TX ; os_state0.OS_PORT_REQ ; os_state0.OS_LOOKUP_BUFF ; os_state0.OS_IDLE ; os_state0.000 ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+
; os_state0.000            ; 0                   ; 0               ; 0                     ; 0                        ; 0                 ; 0             ;
; os_state0.OS_IDLE        ; 0                   ; 0               ; 0                     ; 0                        ; 1                 ; 1             ;
; os_state0.OS_LOOKUP_BUFF ; 0                   ; 0               ; 0                     ; 1                        ; 0                 ; 1             ;
; os_state0.OS_PORT_REQ    ; 0                   ; 0               ; 1                     ; 0                        ; 0                 ; 1             ;
; os_state0.OS_TX          ; 0                   ; 1               ; 0                     ; 0                        ; 0                 ; 1             ;
; os_state0.OS_CANCEL      ; 1                   ; 0               ; 0                     ; 0                        ; 0                 ; 1             ;
+--------------------------+---------------------+-----------------+-----------------------+--------------------------+-------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state                                                                                                                                               ;
+--------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+
; Name                                       ; bypass_empty_buff_state.BYPASS_BUFF_WAIT2 ; bypass_empty_buff_state.BYPASS_BUFF_WAIT1 ; bypass_empty_buff_state.BYPASS_BUFF_GRANT ; bypass_empty_buff_state.BYPASS_BUFF_LOOKUP ;
+--------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+
; bypass_empty_buff_state.BYPASS_BUFF_LOOKUP ; 0                                         ; 0                                         ; 0                                         ; 0                                          ;
; bypass_empty_buff_state.BYPASS_BUFF_GRANT  ; 0                                         ; 0                                         ; 1                                         ; 1                                          ;
; bypass_empty_buff_state.BYPASS_BUFF_WAIT1  ; 0                                         ; 1                                         ; 0                                         ; 1                                          ;
; bypass_empty_buff_state.BYPASS_BUFF_WAIT2  ; 1                                         ; 0                                         ; 0                                         ; 1                                          ;
+--------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state                                                                                                              ;
+------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+
; Name                               ; empty_buff_state.EMPTY_BUFF_WAIT2 ; empty_buff_state.EMPTY_BUFF_WAIT1 ; empty_buff_state.EMPTY_BUFF_GRANT ; empty_buff_state.EMPTY_BUFF_LOOKUP ;
+------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+
; empty_buff_state.EMPTY_BUFF_LOOKUP ; 0                                 ; 0                                 ; 0                                 ; 0                                  ;
; empty_buff_state.EMPTY_BUFF_GRANT  ; 0                                 ; 0                                 ; 1                                 ; 1                                  ;
; empty_buff_state.EMPTY_BUFF_WAIT1  ; 0                                 ; 1                                 ; 0                                 ; 1                                  ;
; empty_buff_state.EMPTY_BUFF_WAIT2  ; 1                                 ; 0                                 ; 0                                 ; 1                                  ;
+------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state3                                                                                                                                                                  ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; Name                                   ; port_state3.PORT_STATE_CANCEL_BUFF_REQ ; port_state3.PORT_STATE_TX ; port_state3.PORT_STATE_BUFF_REQ ; port_state3.PORT_STATE_BUFF_LOOKUP ; port_state3.PORT_STATE_IDLE ; port_state3.000 ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; port_state3.000                        ; 0                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 0               ;
; port_state3.PORT_STATE_IDLE            ; 0                                      ; 0                         ; 0                               ; 0                                  ; 1                           ; 1               ;
; port_state3.PORT_STATE_BUFF_LOOKUP     ; 0                                      ; 0                         ; 0                               ; 1                                  ; 0                           ; 1               ;
; port_state3.PORT_STATE_BUFF_REQ        ; 0                                      ; 0                         ; 1                               ; 0                                  ; 0                           ; 1               ;
; port_state3.PORT_STATE_TX              ; 0                                      ; 1                         ; 0                               ; 0                                  ; 0                           ; 1               ;
; port_state3.PORT_STATE_CANCEL_BUFF_REQ ; 1                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 1               ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state2                                                                                                                                                                  ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; Name                                   ; port_state2.PORT_STATE_CANCEL_BUFF_REQ ; port_state2.PORT_STATE_TX ; port_state2.PORT_STATE_BUFF_REQ ; port_state2.PORT_STATE_BUFF_LOOKUP ; port_state2.PORT_STATE_IDLE ; port_state2.000 ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; port_state2.000                        ; 0                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 0               ;
; port_state2.PORT_STATE_IDLE            ; 0                                      ; 0                         ; 0                               ; 0                                  ; 1                           ; 1               ;
; port_state2.PORT_STATE_BUFF_LOOKUP     ; 0                                      ; 0                         ; 0                               ; 1                                  ; 0                           ; 1               ;
; port_state2.PORT_STATE_BUFF_REQ        ; 0                                      ; 0                         ; 1                               ; 0                                  ; 0                           ; 1               ;
; port_state2.PORT_STATE_TX              ; 0                                      ; 1                         ; 0                               ; 0                                  ; 0                           ; 1               ;
; port_state2.PORT_STATE_CANCEL_BUFF_REQ ; 1                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 1               ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state1                                                                                                                                                                  ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; Name                                   ; port_state1.PORT_STATE_CANCEL_BUFF_REQ ; port_state1.PORT_STATE_TX ; port_state1.PORT_STATE_BUFF_REQ ; port_state1.PORT_STATE_BUFF_LOOKUP ; port_state1.PORT_STATE_IDLE ; port_state1.000 ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; port_state1.000                        ; 0                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 0               ;
; port_state1.PORT_STATE_IDLE            ; 0                                      ; 0                         ; 0                               ; 0                                  ; 1                           ; 1               ;
; port_state1.PORT_STATE_BUFF_LOOKUP     ; 0                                      ; 0                         ; 0                               ; 1                                  ; 0                           ; 1               ;
; port_state1.PORT_STATE_BUFF_REQ        ; 0                                      ; 0                         ; 1                               ; 0                                  ; 0                           ; 1               ;
; port_state1.PORT_STATE_TX              ; 0                                      ; 1                         ; 0                               ; 0                                  ; 0                           ; 1               ;
; port_state1.PORT_STATE_CANCEL_BUFF_REQ ; 1                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 1               ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|ppu:ppu0|in_switch:in_switch|port_state0                                                                                                                                                                  ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; Name                                   ; port_state0.PORT_STATE_CANCEL_BUFF_REQ ; port_state0.PORT_STATE_TX ; port_state0.PORT_STATE_BUFF_REQ ; port_state0.PORT_STATE_BUFF_LOOKUP ; port_state0.PORT_STATE_IDLE ; port_state0.000 ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+
; port_state0.000                        ; 0                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 0               ;
; port_state0.PORT_STATE_IDLE            ; 0                                      ; 0                         ; 0                               ; 0                                  ; 1                           ; 1               ;
; port_state0.PORT_STATE_BUFF_LOOKUP     ; 0                                      ; 0                         ; 0                               ; 1                                  ; 0                           ; 1               ;
; port_state0.PORT_STATE_BUFF_REQ        ; 0                                      ; 0                         ; 1                               ; 0                                  ; 0                           ; 1               ;
; port_state0.PORT_STATE_TX              ; 0                                      ; 1                         ; 0                               ; 0                                  ; 0                           ; 1               ;
; port_state0.PORT_STATE_CANCEL_BUFF_REQ ; 1                                      ; 0                         ; 0                               ; 0                                  ; 0                           ; 1               ;
+----------------------------------------+----------------------------------------+---------------------------+---------------------------------+------------------------------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |np_core|flow_classification:fc|state                                                                                                           ;
+-----------------------+-------------------+---------------------+-------------+--------------+--------------+-----------------------+---------------+-----------+
; Name                  ; state.FC_WAIT_ACK ; state.FC_CANCEL_REQ ; state.FC_TX ; state.FC_ACK ; state.FC_REQ ; state.FC_LOOKUP_ROUTE ; state.FC_IDLE ; state.000 ;
+-----------------------+-------------------+---------------------+-------------+--------------+--------------+-----------------------+---------------+-----------+
; state.000             ; 0                 ; 0                   ; 0           ; 0            ; 0            ; 0                     ; 0             ; 0         ;
; state.FC_IDLE         ; 0                 ; 0                   ; 0           ; 0            ; 0            ; 0                     ; 1             ; 1         ;
; state.FC_LOOKUP_ROUTE ; 0                 ; 0                   ; 0           ; 0            ; 0            ; 1                     ; 0             ; 1         ;
; state.FC_REQ          ; 0                 ; 0                   ; 0           ; 0            ; 1            ; 0                     ; 0             ; 1         ;
; state.FC_ACK          ; 0                 ; 0                   ; 0           ; 1            ; 0            ; 0                     ; 0             ; 1         ;
; state.FC_TX           ; 0                 ; 0                   ; 1           ; 0            ; 0            ; 0                     ; 0             ; 1         ;
; state.FC_CANCEL_REQ   ; 0                 ; 1                   ; 0           ; 0            ; 0            ; 0                     ; 0             ; 1         ;
; state.FC_WAIT_ACK     ; 1                 ; 0                   ; 0           ; 0            ; 0            ; 0                     ; 0             ; 1         ;
+-----------------------+-------------------+---------------------+-------------+--------------+--------------+-----------------------+---------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+------------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                          ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------------------+------------------------+
; flow_classification:fc|curr_output                   ; flow_classification:fc|state.FC_LOOKUP_ROUTE ; yes                    ;
; ppu:ppu0|out_switch:out_switch|tx_in_progress3       ; ppu:ppu0|out_switch:out_switch|WideOr9       ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[0]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[0]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[0]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[0]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[0]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[0]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[1]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[1]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[1]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[1]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[1]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[1]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[2]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[2]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[2]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[2]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[2]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[2]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[3]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[3]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[3]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[3]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[3]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[3]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[4]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[4]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[4]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[4]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[4]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[4]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[5]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[5]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[5]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[5]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[5]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[5]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[6]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[6]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[6]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[6]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[6]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[6]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[7]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[7]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[7]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[7]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[7]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[7]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[8]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[8]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[8]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[8]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[8]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[8]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[9]               ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[9]               ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[9]               ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[9]               ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[9]        ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[9]        ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[10]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[10]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[10]              ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[10]              ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[10]       ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[10]       ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[11]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[11]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[11]              ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[11]              ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[11]       ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[11]       ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[12]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[12]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[12]              ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[12]              ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[12]       ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[12]       ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[13]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[13]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[13]              ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[13]              ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[13]       ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[13]       ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[14]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[14]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[14]              ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[14]              ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[14]       ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[14]       ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[15]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[15]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb2|out_data[15]              ; ppu:ppu0|packet_buffer:pb2|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb3|out_data[15]              ; ppu:ppu0|packet_buffer:pb3|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|out_data[15]       ; ppu:ppu0|packet_buffer_bypass:pb4|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|out_data[15]       ; ppu:ppu0|packet_buffer_bypass:pb5|out_eop    ; yes                    ;
; ppu:ppu0|packet_buffer:pb0|out_data[16]              ; ppu:ppu0|packet_buffer:pb0|out_eop           ; yes                    ;
; ppu:ppu0|packet_buffer:pb1|out_data[16]              ; ppu:ppu0|packet_buffer:pb1|out_eop           ; yes                    ;
; Number of user-specified and inferred latches = 571  ;                                              ;                        ;
+------------------------------------------------------+----------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal                                             ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|intr_signal_s1                       ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|in_req[0,2..3]                                                ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|empty_buff_req[0,2..3]                                        ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|empty_buff_grant3                                             ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|empty_buff_grant2                                             ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|empty_buff_grant0                                             ; Lost fanout                                                    ;
; flow_classification:fc|out_ack[1]                                                          ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|intr_signal_s2                       ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[3][1]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[3][0]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[2][1]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[2][0]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[1][1]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[1][0]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[0][1]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[0][0]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[4][1]                                         ; Merged with ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[4][0] ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[5][1]                                         ; Merged with ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[5][0] ;
; ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg~4 ; Lost fanout                                                    ;
; ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg~5 ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|buff_state~2                                             ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|buff_state~3                                             ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer_bypass:pb5|buff_state~4                                             ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|buff_state~2                                             ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|buff_state~3                                             ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer_bypass:pb4|buff_state~4                                             ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb3|buff_state~3                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb3|buff_state~4                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb3|buff_state~5                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb2|buff_state~3                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb2|buff_state~4                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb2|buff_state~5                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb1|buff_state~3                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb1|buff_state~4                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb1|buff_state~5                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb0|buff_state~3                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb0|buff_state~4                                                    ; Lost fanout                                                    ;
; ppu:ppu0|packet_buffer:pb0|buff_state~5                                                    ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state3~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state3~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state3~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state~2                                     ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state~3                                     ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|empty_buff_state~2                                            ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|empty_buff_state~3                                            ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state3~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state3~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state3~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state2~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state2~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state2~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state1~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state1~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state1~4                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state0~2                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state0~3                                                 ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state0~4                                                 ; Lost fanout                                                    ;
; flow_classification:fc|state~2                                                             ; Lost fanout                                                    ;
; flow_classification:fc|state~3                                                             ; Lost fanout                                                    ;
; flow_classification:fc|state~4                                                             ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state1.000                                               ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|in_switch:in_switch|port_state2.000                                               ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|in_switch:in_switch|port_state3.000                                               ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|packet_buffer:pb0|buff_state.000                                                  ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|packet_buffer:pb1|buff_state.000                                                  ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|packet_buffer:pb2|buff_state.000                                                  ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|packet_buffer:pb3|buff_state.000                                                  ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|packet_buffer_bypass:pb4|buff_state.000                                           ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|packet_buffer_bypass:pb5|buff_state.000                                           ; Merged with ppu:ppu0|in_switch:in_switch|port_state0.000       ;
; ppu:ppu0|out_switch:out_switch|os_state1.OS_TX                                             ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|out_switch:out_switch|os_state2.OS_TX                                             ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|out_switch:out_switch|os_state0.OS_TX                                             ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state0.PORT_STATE_BUFF_LOOKUP                            ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state2.PORT_STATE_BUFF_LOOKUP                            ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state3.PORT_STATE_BUFF_LOOKUP                            ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant2                                      ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant3                                      ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant0                                      ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_req[0,2..3]                                 ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|out_switch:out_switch|os_state1.OS_CANCEL                                         ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|out_switch:out_switch|os_state2.OS_CANCEL                                         ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|out_switch:out_switch|os_state0.OS_CANCEL                                         ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|out_switch:out_switch|curr_buff1[0..2]                                            ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|curr_buff2[0..2]                                            ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|curr_buff0[0..2]                                            ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1.OS_LOOKUP_BUFF                                    ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1.OS_PORT_REQ                                       ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2.OS_LOOKUP_BUFF                                    ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2.OS_PORT_REQ                                       ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0.OS_LOOKUP_BUFF                                    ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0.OS_PORT_REQ                                       ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1.000                                               ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state1.OS_IDLE                                           ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2.000                                               ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state2.OS_IDLE                                           ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0.000                                               ; Lost fanout                                                    ;
; ppu:ppu0|out_switch:out_switch|os_state0.OS_IDLE                                           ; Lost fanout                                                    ;
; ppu:ppu0|in_switch:in_switch|port_state0.PORT_STATE_BUFF_REQ                               ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state2.PORT_STATE_BUFF_REQ                               ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state3.PORT_STATE_BUFF_REQ                               ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state0.PORT_STATE_TX                                     ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state2.PORT_STATE_TX                                     ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state3.PORT_STATE_TX                                     ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[5][0]                                         ; Stuck at VCC due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state2.PORT_STATE_CANCEL_BUFF_REQ                        ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state3.PORT_STATE_CANCEL_BUFF_REQ                        ; Stuck at GND due to stuck port data_in                         ;
; ppu:ppu0|in_switch:in_switch|port_state0.PORT_STATE_CANCEL_BUFF_REQ                        ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 128                                                    ;                                                                ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------------------------+
; ppu:ppu0|in_switch:in_switch|pb_in_pkt_route[3][1]              ; Stuck at VCC              ; ppu:ppu0|out_switch:out_switch|curr_buff1[0],            ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|out_switch:out_switch|curr_buff1[2],            ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|curr_buff2[0],            ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|curr_buff2[2],            ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|curr_buff0[0],            ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|curr_buff0[2]             ;
; ppu:ppu0|out_switch:out_switch|os_state1.OS_TX                  ; Stuck at GND              ; ppu:ppu0|out_switch:out_switch|curr_buff1[1],            ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|out_switch:out_switch|curr_buff0[1],            ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|os_state1.OS_LOOKUP_BUFF, ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|os_state1.OS_PORT_REQ     ;
; ppu:ppu0|out_switch:out_switch|os_state2.OS_TX                  ; Stuck at GND              ; ppu:ppu0|out_switch:out_switch|curr_buff2[1],            ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|out_switch:out_switch|os_state2.OS_LOOKUP_BUFF, ;
;                                                                 ;                           ; ppu:ppu0|out_switch:out_switch|os_state2.OS_PORT_REQ     ;
; ppu:ppu0|out_switch:out_switch|os_state0.OS_TX                  ; Stuck at GND              ; ppu:ppu0|out_switch:out_switch|os_state0.OS_LOOKUP_BUFF, ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|out_switch:out_switch|os_state0.OS_PORT_REQ     ;
; ppu:ppu0|in_switch:in_switch|port_state0.PORT_STATE_BUFF_LOOKUP ; Stuck at GND              ; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant0,   ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_req[0]    ;
; ppu:ppu0|in_switch:in_switch|port_state2.PORT_STATE_BUFF_LOOKUP ; Stuck at GND              ; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant2,   ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_req[2]    ;
; ppu:ppu0|in_switch:in_switch|port_state3.PORT_STATE_BUFF_LOOKUP ; Stuck at GND              ; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant3,   ;
;                                                                 ; due to stuck port data_in ; ppu:ppu0|in_switch:in_switch|bypass_empty_buff_req[3]    ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2284  ;
; Number of registers using Synchronous Clear  ; 611   ;
; Number of registers using Synchronous Load   ; 117   ;
; Number of registers using Asynchronous Clear ; 388   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2163  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|pause_enable_reg ; 5       ;
; Total number of inverted registers = 1                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|pkt_len[0]                                                ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|send_len[2]                                               ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|pkt_len[2]                                                ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|send_len[6]                                               ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb3|send_len[4]                                                      ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb2|send_len[0]                                                      ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb1|send_len[7]                                                      ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb0|send_len[2]                                                      ;
; 8:1                ; 66 bits   ; 330 ALUTs     ; 264 ALUTs            ; 66 ALUTs               ; Yes        ; |np_core|ppu:ppu0|out_switch:out_switch|TRIG0[115]                                                   ;
; 4:1                ; 33 bits   ; 66 ALUTs      ; 33 ALUTs             ; 33 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb3|repeat_count[29]                                                 ;
; 4:1                ; 33 bits   ; 66 ALUTs      ; 33 ALUTs             ; 33 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb2|repeat_count[13]                                                 ;
; 4:1                ; 33 bits   ; 66 ALUTs      ; 33 ALUTs             ; 33 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb1|repeat_count[8]                                                  ;
; 4:1                ; 33 bits   ; 66 ALUTs      ; 33 ALUTs             ; 33 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb0|repeat_count[22]                                                 ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |np_core|ppu:ppu0|in_switch:in_switch|bypass_curr_port[1]                                            ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |np_core|ppu:ppu0|in_switch:in_switch|curr_port[1]                                                   ;
; 3:1                ; 31 bits   ; 62 ALUTs      ; 0 ALUTs              ; 62 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|answer_reg[11]           ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[4]             ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|b_busD[23]       ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |np_core|flow_classification:fc|pkt_count[1]                                                         ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb3|pkt_len[0]                                                       ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb2|pkt_len[1]                                                       ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb1|pkt_len[6]                                                       ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |np_core|ppu:ppu0|packet_buffer:pb0|pkt_len[3]                                                       ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |np_core|ppu:ppu0|curr_pb[1]                                                                         ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[31]         ;
; 4:1                ; 26 bits   ; 52 ALUTs      ; 52 ALUTs             ; 0 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[11]         ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|a_busD[3]        ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|b_busD[1]        ;
; 5:1                ; 14 bits   ; 42 ALUTs      ; 28 ALUTs             ; 14 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|b_busD[12]       ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; Yes        ; |np_core|ppu:ppu0|out_switch:out_switch|curr_buff0[2]                                                ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; Yes        ; |np_core|ppu:ppu0|out_switch:out_switch|curr_buff1[1]                                                ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; Yes        ; |np_core|ppu:ppu0|out_switch:out_switch|curr_buff2[1]                                                ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; Yes        ; |np_core|ppu:ppu0|out_switch:out_switch|curr_buff3[0]                                                ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[0]             ;
; 64:1               ; 3 bits    ; 126 ALUTs     ; 48 ALUTs             ; 78 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|alu_funcD[0]     ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; Yes        ; |np_core|ppu:ppu0|in_switch:in_switch|pb_in_req0                                                     ;
; 11:1               ; 16 bits   ; 112 ALUTs     ; 32 ALUTs             ; 80 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|reg_dest_reg[19] ;
; 6:1                ; 65 bits   ; 260 ALUTs     ; 0 ALUTs              ; 260 ALUTs              ; Yes        ; |np_core|ppu:ppu0|in_switch:in_switch|pb_in_data[5][58]                                              ;
; 18:1               ; 2 bits    ; 24 ALUTs      ; 10 ALUTs             ; 14 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|reg_dest_reg[0]  ;
; 15:1               ; 8 bits    ; 80 ALUTs      ; 16 ALUTs             ; 64 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|reg_dest_reg[9]  ;
; 6:1                ; 65 bits   ; 260 ALUTs     ; 0 ALUTs              ; 260 ALUTs              ; Yes        ; |np_core|ppu:ppu0|in_switch:in_switch|pb_in_data[4][36]                                              ;
; 9:1                ; 31 bits   ; 186 ALUTs     ; 124 ALUTs            ; 62 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|reg_b[49]                ;
; 21:1               ; 5 bits    ; 70 ALUTs      ; 30 ALUTs             ; 40 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|reg_dest_reg[6]  ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 0 ALUTs              ; 160 ALUTs              ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]   ;
; 16:1               ; 5 bits    ; 50 ALUTs      ; 10 ALUTs             ; 40 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline|rd_index_reg[2]  ;
; 12:1               ; 31 bits   ; 248 ALUTs     ; 186 ALUTs            ; 62 ALUTs               ; Yes        ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|reg_b[2]                 ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|lr_addr[12]                                                                        ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|c_mult[10]               ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state_next                                   ;
; 3:1                ; 30 bits   ; 60 ALUTs      ; 60 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|a_temp                   ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux66            ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux50            ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|a_temp[14]               ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control|rs                 ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 4 ALUTs              ; 6 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|Mux1                                                         ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 4 ALUTs              ; 6 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|Mux2                                                         ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 4 ALUTs              ; 6 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|Mux5                                                         ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 4 ALUTs              ; 6 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|Mux7                                                         ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb1|dia[12]                                                          ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb1|addra[1]                                                         ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb2|dia[11]                                                          ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb2|addra[1]                                                         ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb3|dia[1]                                                           ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb3|addra[2]                                                         ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb0|dia[1]                                                           ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|packet_buffer:pb0|addra[4]                                                         ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state_next                                          ;
; 5:1                ; 31 bits   ; 93 ALUTs      ; 62 ALUTs             ; 31 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|aa[16]                   ;
; 5:1                ; 32 bits   ; 96 ALUTs      ; 64 ALUTs             ; 32 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult|a_temp                   ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 24 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux44            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux20              ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux9               ;
; 16:1               ; 31 bits   ; 310 ALUTs     ; 248 ALUTs            ; 62 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|alu:u6_alu|Mux22                      ;
; 7:1                ; 32 bits   ; 128 ALUTs     ; 128 ALUTs            ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|sp_data_in[9]                                                                      ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux57            ;
; 64:1               ; 2 bits    ; 84 ALUTs      ; 16 ALUTs             ; 68 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control|Selector12         ;
; 64:1               ; 2 bits    ; 84 ALUTs      ; 20 ALUTs             ; 64 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control|Selector8          ;
; 7:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux24              ;
; 7:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux4               ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux29              ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux2               ;
; 20:1               ; 5 bits    ; 65 ALUTs      ; 5 ALUTs              ; 60 ALUTs               ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control|Selector19         ;
; 9:1                ; 2 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux30              ;
; 9:1                ; 2 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; No         ; |np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter|Mux1               ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 8 ALUTs              ; 2 ALUTs                ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state                                        ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 12 ALUTs             ; 3 ALUTs                ; No         ; |np_core|flow_classification:fc|state                                                                ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state0                                                    ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state1                                                    ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state2                                                    ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state0                                                    ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state1                                                    ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state2                                                    ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 10 ALUTs             ; 2 ALUTs                ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state                                               ;
; 10:1               ; 6 bits    ; 36 ALUTs      ; 24 ALUTs             ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|port_state3                                                    ;
; 10:1               ; 6 bits    ; 36 ALUTs      ; 24 ALUTs             ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|port_state2                                                    ;
; 10:1               ; 6 bits    ; 36 ALUTs      ; 24 ALUTs             ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|port_state0                                                    ;
; 11:1               ; 4 bits    ; 28 ALUTs      ; 16 ALUTs             ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state3                                                    ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |np_core|ppu:ppu0|out_switch:out_switch|os_state3                                                    ;
; 12:1               ; 6 bits    ; 48 ALUTs      ; 30 ALUTs             ; 18 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer_bypass:pb5|buff_state                                                ;
; 12:1               ; 6 bits    ; 48 ALUTs      ; 30 ALUTs             ; 18 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer_bypass:pb4|buff_state                                                ;
; 14:1               ; 6 bits    ; 54 ALUTs      ; 30 ALUTs             ; 24 ALUTs               ; No         ; |np_core|ppu:ppu0|in_switch:in_switch|port_state1                                                    ;
; 15:1               ; 5 bits    ; 50 ALUTs      ; 30 ALUTs             ; 20 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb3|buff_state                                                       ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 8 ALUTs              ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb3|buff_state                                                       ;
; 15:1               ; 5 bits    ; 50 ALUTs      ; 30 ALUTs             ; 20 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb2|buff_state                                                       ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 8 ALUTs              ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb2|buff_state                                                       ;
; 15:1               ; 5 bits    ; 50 ALUTs      ; 30 ALUTs             ; 20 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb1|buff_state                                                       ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 8 ALUTs              ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb1|buff_state                                                       ;
; 15:1               ; 5 bits    ; 50 ALUTs      ; 30 ALUTs             ; 20 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb0|buff_state                                                       ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 8 ALUTs              ; 12 ALUTs               ; No         ; |np_core|ppu:ppu0|packet_buffer:pb0|buff_state                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component|altsyncram_n5h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component|altsyncram_p5h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component|altsyncram_r5h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component|altsyncram_t5h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component|altsyncram_v5h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component|altsyncram_16h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component|altsyncram_36h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram|altsyncram_v0k1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |np_core ;
+-------------------------+----------+------------------------------------+
; Parameter Name          ; Value    ; Type                               ;
+-------------------------+----------+------------------------------------+
; DATA_WIDTH              ; 64       ; Signed Integer                     ;
; CTRL_WIDTH              ; 8        ; Signed Integer                     ;
; UDP_REG_SRC_WIDTH       ; 2        ; Signed Integer                     ;
; INPUT_ARBITER_STAGE_NUM ; 2        ; Signed Integer                     ;
; IO_QUEUE_STAGE_NUM      ; 11111111 ; Unsigned Binary                    ;
; NUM_OUTPUT_QUEUES       ; 8        ; Signed Integer                     ;
; NUM_IQ_BITS             ; 3        ; Signed Integer                     ;
; STAGE_NUM               ; 4        ; Signed Integer                     ;
; CPU_QUEUE_NUM           ; 0        ; Signed Integer                     ;
+-------------------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flow_classification:fc ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; FC_IDLE         ; 001   ; Unsigned Binary                           ;
; FC_LOOKUP_ROUTE ; 010   ; Unsigned Binary                           ;
; FC_REQ          ; 011   ; Unsigned Binary                           ;
; FC_ACK          ; 100   ; Unsigned Binary                           ;
; FC_TX           ; 101   ; Unsigned Binary                           ;
; FC_CANCEL_REQ   ; 110   ; Unsigned Binary                           ;
; FC_WAIT_ACK     ; 111   ; Unsigned Binary                           ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SP_IDLE        ; 0     ; Unsigned Binary              ;
; SP_PROC        ; 1     ; Unsigned Binary              ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|in_switch:in_switch ;
+----------------------------+-------+--------------------------------------+
; Parameter Name             ; Value ; Type                                 ;
+----------------------------+-------+--------------------------------------+
; EMPTY_BUFF_LOOKUP          ; 00    ; Unsigned Binary                      ;
; EMPTY_BUFF_GRANT           ; 01    ; Unsigned Binary                      ;
; EMPTY_BUFF_WAIT1           ; 10    ; Unsigned Binary                      ;
; EMPTY_BUFF_WAIT2           ; 11    ; Unsigned Binary                      ;
; BYPASS_BUFF_LOOKUP         ; 00    ; Unsigned Binary                      ;
; BYPASS_BUFF_GRANT          ; 01    ; Unsigned Binary                      ;
; BYPASS_BUFF_WAIT1          ; 10    ; Unsigned Binary                      ;
; BYPASS_BUFF_WAIT2          ; 11    ; Unsigned Binary                      ;
; PORT_STATE_IDLE            ; 001   ; Unsigned Binary                      ;
; PORT_STATE_BUFF_LOOKUP     ; 010   ; Unsigned Binary                      ;
; PORT_STATE_BUFF_REQ        ; 011   ; Unsigned Binary                      ;
; PORT_STATE_TX              ; 100   ; Unsigned Binary                      ;
; PORT_STATE_CANCEL_BUFF_REQ ; 101   ; Unsigned Binary                      ;
+----------------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|out_switch:out_switch ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; OS_IDLE        ; 001   ; Unsigned Binary                                    ;
; OS_LOOKUP_BUFF ; 010   ; Unsigned Binary                                    ;
; OS_PORT_REQ    ; 011   ; Unsigned Binary                                    ;
; OS_TX          ; 100   ; Unsigned Binary                                    ;
; OS_CANCEL      ; 101   ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb0 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; BUFF_EMPTY       ; 001   ; Unsigned Binary                              ;
; BUFF_RECV_PKT    ; 010   ; Unsigned Binary                              ;
; BUFF_PROC_PKT    ; 011   ; Unsigned Binary                              ;
; BUFF_SEND_REQ    ; 100   ; Unsigned Binary                              ;
; BUFF_SEND_PKT    ; 101   ; Unsigned Binary                              ;
; BUFF_SEND_CANCEL ; 110   ; Unsigned Binary                              ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_3g62      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb1 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; BUFF_EMPTY       ; 001   ; Unsigned Binary                              ;
; BUFF_RECV_PKT    ; 010   ; Unsigned Binary                              ;
; BUFF_PROC_PKT    ; 011   ; Unsigned Binary                              ;
; BUFF_SEND_REQ    ; 100   ; Unsigned Binary                              ;
; BUFF_SEND_PKT    ; 101   ; Unsigned Binary                              ;
; BUFF_SEND_CANCEL ; 110   ; Unsigned Binary                              ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_3g62      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb2 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; BUFF_EMPTY       ; 001   ; Unsigned Binary                              ;
; BUFF_RECV_PKT    ; 010   ; Unsigned Binary                              ;
; BUFF_PROC_PKT    ; 011   ; Unsigned Binary                              ;
; BUFF_SEND_REQ    ; 100   ; Unsigned Binary                              ;
; BUFF_SEND_PKT    ; 101   ; Unsigned Binary                              ;
; BUFF_SEND_CANCEL ; 110   ; Unsigned Binary                              ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_3g62      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb3 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; BUFF_EMPTY       ; 001   ; Unsigned Binary                              ;
; BUFF_RECV_PKT    ; 010   ; Unsigned Binary                              ;
; BUFF_PROC_PKT    ; 011   ; Unsigned Binary                              ;
; BUFF_SEND_REQ    ; 100   ; Unsigned Binary                              ;
; BUFF_SEND_PKT    ; 101   ; Unsigned Binary                              ;
; BUFF_SEND_CANCEL ; 110   ; Unsigned Binary                              ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_3g62      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb4 ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; BUFF_EMPTY       ; 001   ; Unsigned Binary                                     ;
; BUFF_RECV_PKT    ; 010   ; Unsigned Binary                                     ;
; BUFF_SEND_REQ    ; 100   ; Unsigned Binary                                     ;
; BUFF_SEND_PKT    ; 101   ; Unsigned Binary                                     ;
; BUFF_SEND_CANCEL ; 110   ; Unsigned Binary                                     ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3g62      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb5 ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; BUFF_EMPTY       ; 001   ; Unsigned Binary                                     ;
; BUFF_RECV_PKT    ; 010   ; Unsigned Binary                                     ;
; BUFF_SEND_REQ    ; 100   ; Unsigned Binary                                     ;
; BUFF_SEND_PKT    ; 101   ; Unsigned Binary                                     ;
; BUFF_SEND_CANCEL ; 110   ; Unsigned Binary                                     ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3g62      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_00.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_00.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_l5h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_11.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_11.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_n5h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_22.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_22.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p5h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_33.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_33.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_r5h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_44.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_44.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_t5h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_55.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_55.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_v5h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_66.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_66.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_16h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7 ;
+----------------+-----------+-------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                        ;
+----------------+-----------+-------------------------------------------------------------+
; init_file      ; lr_77.mif ; String                                                      ;
+----------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 4                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; lr_77.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix IV           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_36h1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; ACCURATE_TIMING ; 0     ; Unsigned Binary                                                                               ;
; STATE_FETCH     ; 00    ; Unsigned Binary                                                                               ;
; STATE_ADDR      ; 01    ; Unsigned Binary                                                                               ;
; STATE_WRITE     ; 10    ; Unsigned Binary                                                                               ;
; STATE_PAUSE     ; 11    ; Unsigned Binary                                                                               ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_arbiter:oa ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; OA_STATE_IDLE  ; 0     ; Unsigned Binary                    ;
; OA_STATE_TX    ; 1     ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; lpm_width               ; 72          ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Stratix IV  ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                ;
; CBXI_PARAMETER          ; scfifo_ls31 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                        ;
; Entity Instance                           ; ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 1                                                                 ;
; Entity Instance            ; out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                      ;
;     -- lpm_width           ; 72                                                                ;
;     -- LPM_NUMWORDS        ; 8                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "out_arbiter:oa|small_fifo_test:input_fifo" ;
+-------+--------+----------+-------------------------------------------+
; Port  ; Type   ; Severity ; Details                                   ;
+-------+--------+----------+-------------------------------------------+
; full  ; Output ; Info     ; Explicitly unconnected                    ;
; usedw ; Output ; Info     ; Explicitly unconnected                    ;
+-------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "out_arbiter:oa"                                                                                                                                         ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_ack1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; in_outrdy1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reg_req_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_ack_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_rd_wr_L_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_addr_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_data_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_src_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_req_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_ack_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_rd_wr_L_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_addr_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_data_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_src_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|yf32_core:service_processor"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ADR_O[27..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADR_O[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADR_O[31]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SEL_O         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; STB_O         ; Output ; Info     ; Explicitly unconnected                                                              ;
; CYC_O         ; Output ; Info     ; Explicitly unconnected                                                              ;
; INT_I         ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|lr0:lr0" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer_bypass:pb5" ;
+-------+--------+----------+-----------------------------------+
; Port  ; Type   ; Severity ; Details                           ;
+-------+--------+----------+-----------------------------------+
; TRIG0 ; Output ; Info     ; Explicitly unconnected            ;
+-------+--------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm" ;
+--------------+-------+----------+-----------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                             ;
+--------------+-------+----------+-----------------------------------------------------+
; address_a[0] ; Input ; Info     ; Stuck at GND                                        ;
; address_b[0] ; Input ; Info     ; Stuck at VCC                                        ;
+--------------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer_bypass:pb4" ;
+-------+--------+----------+-----------------------------------+
; Port  ; Type   ; Severity ; Details                           ;
+-------+--------+----------+-----------------------------------+
; TRIG0 ; Output ; Info     ; Explicitly unconnected            ;
+-------+--------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb3" ;
+-------+--------+----------+----------------------------+
; Port  ; Type   ; Severity ; Details                    ;
+-------+--------+----------+----------------------------+
; TRIG0 ; Output ; Info     ; Explicitly unconnected     ;
+-------+--------+----------+----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb2" ;
+-------+--------+----------+----------------------------+
; Port  ; Type   ; Severity ; Details                    ;
+-------+--------+----------+----------------------------+
; TRIG0 ; Output ; Info     ; Explicitly unconnected     ;
+-------+--------+----------+----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb1" ;
+-------+--------+----------+----------------------------+
; Port  ; Type   ; Severity ; Details                    ;
+-------+--------+----------+----------------------------+
; TRIG0 ; Output ; Info     ; Explicitly unconnected     ;
+-------+--------+----------+----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0|packet_buffer:pb0" ;
+-------+--------+----------+----------------------------+
; Port  ; Type   ; Severity ; Details                    ;
+-------+--------+----------+----------------------------+
; TRIG0 ; Output ; Info     ; Explicitly unconnected     ;
+-------+--------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ppu:ppu0"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; TRIG_IS        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TRIG_OS        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; in_ack0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; in_data2       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; in_pkt_route2  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; in_wr2         ; Input  ; Info     ; Explicitly unconnected                                                              ;
; in_req2        ; Input  ; Info     ; Explicitly unconnected                                                              ;
; in_ack2        ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_bypass2     ; Input  ; Info     ; Explicitly unconnected                                                              ;
; in_ack3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_pkt_route0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_wr0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_req0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_bop0       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_eop0       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_rdy0       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_bypass0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data1      ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_pkt_route1 ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_wr1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_req1       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_ack1       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; out_bop1       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_eop1       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_rdy1       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; out_bypass1    ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_data2      ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_pkt_route2 ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_wr2        ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_req2       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_ack2       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; out_bop2       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_eop2       ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_rdy2       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; out_bypass2    ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_pkt_route3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_bypass3    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flow_classification:fc"                                                                                                                                 ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; out_data1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_pkt_route1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_wr1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_req1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_bypass1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reg_req_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_ack_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_rd_wr_L_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_addr_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_data_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_src_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reg_req_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_ack_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_rd_wr_L_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_addr_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_data_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_src_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 29 13:04:15 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off np_core -c np_core
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10274): Verilog HDL macro warning at registers.v(175): overriding existing definition for macro "OQ_DEFAULT_MAX_PKTS", which was defined in "reg_defines_reference_router.v", line 80
Warning (10274): Verilog HDL macro warning at registers.v(201): overriding existing definition for macro "ROUTER_OP_LUT_DEFAULT_MAC_0_HI", which was defined in "reg_defines_reference_router.v", line 106
Warning (10274): Verilog HDL macro warning at registers.v(206): overriding existing definition for macro "ROUTER_OP_LUT_DEFAULT_MAC_1_HI", which was defined in "reg_defines_reference_router.v", line 111
Warning (10274): Verilog HDL macro warning at registers.v(211): overriding existing definition for macro "ROUTER_OP_LUT_DEFAULT_MAC_2_HI", which was defined in "reg_defines_reference_router.v", line 116
Warning (10274): Verilog HDL macro warning at registers.v(216): overriding existing definition for macro "ROUTER_OP_LUT_DEFAULT_MAC_3_HI", which was defined in "reg_defines_reference_router.v", line 121
Info: Found 1 design units, including 1 entities, in source file np_core.v
    Info: Found entity 1: np_core
Info: Found 1 design units, including 1 entities, in source file testbench.v
    Info: Found entity 1: testbench
Info: Elaborating entity "np_core" for the top level hierarchy
Warning (10034): Output port "instruction_sec_mon" at np_core.v(52) has no driver
Warning (10034): Output port "prog_counter_sec_mon" at np_core.v(53) has no driver
Warning: Using design file flow_classification.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: flow_classification
Info: Elaborating entity "flow_classification" for hierarchy "flow_classification:fc"
Warning (10230): Verilog HDL assignment warning at flow_classification.v(80): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at flow_classification.v(93): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at flow_classification.v(103): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at flow_classification.v(100): inferring latch(es) for variable "curr_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at flow_classification.v(100): inferring latch(es) for variable "out_bypass", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out_bypass[0]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_bypass[1]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][0]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][1]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][2]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][3]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][4]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][5]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][6]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][7]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][8]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][9]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][10]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][11]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][12]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][13]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][14]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][15]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][16]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][17]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][18]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][19]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][20]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][21]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][22]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[0][23]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][0]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][1]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][2]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][3]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][4]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][5]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][6]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][7]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][8]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][9]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][10]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][11]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][12]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][13]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][14]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][15]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][16]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][17]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][18]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][19]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][20]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][21]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][22]" at flow_classification.v(100)
Info (10041): Inferred latch for "out_pkt_route[1][23]" at flow_classification.v(100)
Info (10041): Inferred latch for "curr_output" at flow_classification.v(100)
Warning: Using design file ppu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ppu
Info: Elaborating entity "ppu" for hierarchy "ppu:ppu0"
Warning (10036): Verilog HDL or VHDL warning at ppu.v(307): object "local_reset" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ppu.v(320): object "TRIG7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ppu.v(321): object "TRIG8" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ppu.v(946): object "TRIG0" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ppu.v(797): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at ppu.v(839): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ppu.v(840): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ppu.v(841): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ppu.v(842): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ppu.v(854): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(855): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(856): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(857): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(859): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(860): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(861): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(862): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(864): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(865): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(866): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(867): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(869): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(870): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(871): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(872): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(874): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ppu.v(875): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ppu.v(876): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ppu.v(877): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ppu.v(886): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ppu.v(888): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ppu.v(890): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ppu.v(892): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ppu.v(895): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "pp_mem_addr" at ppu.v(86) has no driver
Warning: Using design file in_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: in_switch
Info: Elaborating entity "in_switch" for hierarchy "ppu:ppu0|in_switch:in_switch"
Warning (10230): Verilog HDL assignment warning at in_switch.v(162): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(172): inferring latch(es) for variable "empty_buff_grant", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(172): inferring latch(es) for variable "empty_buff", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at in_switch.v(236): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(246): inferring latch(es) for variable "bypass_empty_buff_grant", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(246): inferring latch(es) for variable "bypass_empty_buff", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at in_switch.v(321): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at in_switch.v(378): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at in_switch.v(435): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at in_switch.v(492): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable "in_ack", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable "rx_in_progress", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable "rx_buff0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable "rx_buff1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable "rx_buff2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at in_switch.v(310): inferring latch(es) for variable "rx_buff3", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "pb_in_ack[7..6]" at in_switch.v(108) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "TRIG0[239..42]" at in_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[29]" at in_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[9..7]" at in_switch.v(16) has no driver
Info (10041): Inferred latch for "rx_buff3[0]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff3[1]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff3[2]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff2[0]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff2[1]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff2[2]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff1[0]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff1[1]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff1[2]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff0[0]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff0[1]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_buff0[2]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_in_progress[0]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_in_progress[1]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_in_progress[2]" at in_switch.v(310)
Info (10041): Inferred latch for "rx_in_progress[3]" at in_switch.v(310)
Info (10041): Inferred latch for "in_ack[0]" at in_switch.v(310)
Info (10041): Inferred latch for "in_ack[1]" at in_switch.v(310)
Info (10041): Inferred latch for "in_ack[2]" at in_switch.v(310)
Info (10041): Inferred latch for "in_ack[3]" at in_switch.v(310)
Info (10041): Inferred latch for "bypass_empty_buff[0]" at in_switch.v(246)
Info (10041): Inferred latch for "bypass_empty_buff[1]" at in_switch.v(246)
Info (10041): Inferred latch for "bypass_empty_buff[2]" at in_switch.v(246)
Info (10041): Inferred latch for "bypass_empty_buff_grant[0]" at in_switch.v(246)
Info (10041): Inferred latch for "bypass_empty_buff_grant[1]" at in_switch.v(246)
Info (10041): Inferred latch for "bypass_empty_buff_grant[2]" at in_switch.v(246)
Info (10041): Inferred latch for "bypass_empty_buff_grant[3]" at in_switch.v(246)
Info (10041): Inferred latch for "empty_buff[0]" at in_switch.v(172)
Info (10041): Inferred latch for "empty_buff[1]" at in_switch.v(172)
Info (10041): Inferred latch for "empty_buff[2]" at in_switch.v(172)
Info (10041): Inferred latch for "empty_buff_grant[0]" at in_switch.v(172)
Info (10041): Inferred latch for "empty_buff_grant[1]" at in_switch.v(172)
Info (10041): Inferred latch for "empty_buff_grant[2]" at in_switch.v(172)
Info (10041): Inferred latch for "empty_buff_grant[3]" at in_switch.v(172)
Warning: Using design file out_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: out_switch
Info: Elaborating entity "out_switch" for hierarchy "ppu:ppu0|out_switch:out_switch"
Warning (10230): Verilog HDL assignment warning at out_switch.v(256): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at out_switch.v(257): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at out_switch.v(258): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at out_switch.v(259): truncated value with size 32 to match size of target (3)
Info (10264): Verilog HDL Case Statement information at out_switch.v(299): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at out_switch.v(352): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at out_switch.v(405): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at out_switch.v(458): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "out_bypass0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "tx_in_progress0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "out_bypass1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "tx_in_progress1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "out_bypass2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "tx_in_progress2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "out_bypass3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at out_switch.v(296): inferring latch(es) for variable "tx_in_progress3", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at out_switch.v(565): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at out_switch.v(569): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at out_switch.v(573): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at out_switch.v(577): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at out_switch.v(581): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at out_switch.v(585): truncated value with size 32 to match size of target (1)
Warning (10030): Net "pb_out_req[7..6]" at out_switch.v(158) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_neighbor[7..6]" at out_switch.v(168) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_bypass[7..6]" at out_switch.v(178) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_data[7..6]" at out_switch.v(188) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_pkt_route[7..6]" at out_switch.v(198) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_wr[7..6]" at out_switch.v(208) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_bop[7..6]" at out_switch.v(218) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pb_out_eop[7..6]" at out_switch.v(228) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "TRIG0[239..174]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[109..102]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[89..83]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[59]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[49]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[39]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[29]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[19]" at out_switch.v(16) has no driver
Warning (10034): Output port "TRIG0[9]" at out_switch.v(16) has no driver
Info (10041): Inferred latch for "tx_in_progress3" at out_switch.v(296)
Info (10041): Inferred latch for "out_bypass3" at out_switch.v(296)
Info (10041): Inferred latch for "tx_in_progress2" at out_switch.v(296)
Info (10041): Inferred latch for "out_bypass2" at out_switch.v(296)
Info (10041): Inferred latch for "tx_in_progress1" at out_switch.v(296)
Info (10041): Inferred latch for "out_bypass1" at out_switch.v(296)
Info (10041): Inferred latch for "tx_in_progress0" at out_switch.v(296)
Info (10041): Inferred latch for "out_bypass0" at out_switch.v(296)
Warning: Using design file packet_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: packet_buffer
Info: Elaborating entity "packet_buffer" for hierarchy "ppu:ppu0|packet_buffer:pb0"
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(117): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(121): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(200): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(201): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(202): truncated value with size 32 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at packet_buffer.v(146): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable "out_neighbor", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable "out_bypass", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable "out_pkt_route", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable "out_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable "out_bop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer.v(137): inferring latch(es) for variable "out_eop", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(259): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(263): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at packet_buffer.v(270): truncated value with size 24 to match size of target (16)
Warning (10034): Output port "TRIG0[239..233]" at packet_buffer.v(12) has no driver
Warning (10034): Output port "TRIG0[229..221]" at packet_buffer.v(12) has no driver
Warning (10034): Output port "TRIG0[209..208]" at packet_buffer.v(12) has no driver
Warning (10034): Output port "TRIG0[199..192]" at packet_buffer.v(12) has no driver
Info (10041): Inferred latch for "out_eop" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_bop" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[0]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[1]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[2]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[3]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[4]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[5]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[6]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[7]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[8]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[9]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[10]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[11]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[12]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[13]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[14]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[15]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[16]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[17]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[18]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[19]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[20]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[21]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[22]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[23]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[24]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[25]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[26]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[27]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[28]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[29]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[30]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[31]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[32]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[33]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[34]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[35]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[36]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[37]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[38]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[39]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[40]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[41]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[42]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[43]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[44]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[45]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[46]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[47]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[48]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[49]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[50]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[51]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[52]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[53]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[54]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[55]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[56]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[57]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[58]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[59]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[60]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[61]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[62]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_data[63]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[0]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[1]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[2]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[3]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[4]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[5]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[6]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[7]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[8]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[9]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[10]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[11]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[12]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[13]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[14]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[15]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[16]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[17]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[18]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[19]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[20]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[21]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[22]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_pkt_route[23]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_bypass" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_neighbor[0]" at packet_buffer.v(137)
Info (10041): Inferred latch for "out_neighbor[1]" at packet_buffer.v(137)
Warning: Using design file ram16_s36_s36_altera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RAM16_s36_s36_altera
Info: Elaborating entity "RAM16_s36_s36_altera" for hierarchy "ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_aclr_b" = "CLEAR1"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3g62.tdf
    Info: Found entity 1: altsyncram_3g62
Info: Elaborating entity "altsyncram_3g62" for hierarchy "ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_3g62:auto_generated"
Warning: Using design file packet_buffer_bypass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: packet_buffer_bypass
Info: Elaborating entity "packet_buffer_bypass" for hierarchy "ppu:ppu0|packet_buffer_bypass:pb4"
Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(128): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(129): truncated value with size 32 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at packet_buffer_bypass.v(86): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "dia", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "dib", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "addra", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "addrb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "out_neighbor", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "out_bypass", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "out_pkt_route", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "out_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "out_bop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at packet_buffer_bypass.v(78): inferring latch(es) for variable "out_eop", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(172): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(176): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at packet_buffer_bypass.v(183): truncated value with size 24 to match size of target (16)
Warning (10034): Output port "TRIG0[239..233]" at packet_buffer_bypass.v(12) has no driver
Warning (10034): Output port "TRIG0[229..221]" at packet_buffer_bypass.v(12) has no driver
Warning (10034): Output port "TRIG0[209..208]" at packet_buffer_bypass.v(12) has no driver
Warning (10034): Output port "TRIG0[199..180]" at packet_buffer_bypass.v(12) has no driver
Info (10041): Inferred latch for "out_eop" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_bop" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[2]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[3]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[4]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[5]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[6]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[7]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[8]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[9]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[10]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[11]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[12]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[13]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[14]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[15]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[16]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[17]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[18]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[19]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[20]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[21]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[22]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[23]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[24]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[25]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[26]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[27]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[28]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[29]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[30]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[31]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[32]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[33]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[34]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[35]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[36]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[37]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[38]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[39]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[40]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[41]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[42]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[43]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[44]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[45]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[46]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[47]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[48]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[49]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[50]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[51]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[52]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[53]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[54]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[55]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[56]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[57]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[58]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[59]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[60]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[61]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[62]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_data[63]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[2]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[3]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[4]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[5]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[6]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[7]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[8]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[9]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[10]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[11]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[12]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[13]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[14]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[15]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[16]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[17]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[18]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[19]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[20]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[21]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[22]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_pkt_route[23]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_bypass" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_neighbor[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "out_neighbor[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[2]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[3]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[4]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[5]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[6]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[7]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addrb[8]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[2]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[3]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[4]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[5]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[6]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[7]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "addra[8]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[2]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[3]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[4]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[5]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[6]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[7]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[8]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[9]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[10]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[11]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[12]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[13]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[14]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[15]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[16]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[17]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[18]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[19]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[20]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[21]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[22]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[23]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[24]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[25]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[26]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[27]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[28]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[29]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[30]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dib[31]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[0]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[1]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[2]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[3]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[4]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[5]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[6]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[7]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[8]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[9]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[10]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[11]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[12]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[13]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[14]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[15]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[16]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[17]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[18]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[19]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[20]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[21]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[22]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[23]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[24]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[25]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[26]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[27]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[28]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[29]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[30]" at packet_buffer_bypass.v(78)
Info (10041): Inferred latch for "dia[31]" at packet_buffer_bypass.v(78)
Warning: Using design file lr0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lr0
Info: Elaborating entity "lr0" for hierarchy "ppu:ppu0|lr0:lr0"
Warning: Using design file ramb16_s4_altera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RAMB16_S4_altera
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_00.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l5h1.tdf
    Info: Found entity 1: altsyncram_l5h1
Info: Elaborating entity "altsyncram_l5h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram0|altsyncram:altsyncram_component|altsyncram_l5h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_11.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n5h1.tdf
    Info: Found entity 1: altsyncram_n5h1
Info: Elaborating entity "altsyncram_n5h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram1|altsyncram:altsyncram_component|altsyncram_n5h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_22.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p5h1.tdf
    Info: Found entity 1: altsyncram_p5h1
Info: Elaborating entity "altsyncram_p5h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram2|altsyncram:altsyncram_component|altsyncram_p5h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_33.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r5h1.tdf
    Info: Found entity 1: altsyncram_r5h1
Info: Elaborating entity "altsyncram_r5h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram3|altsyncram:altsyncram_component|altsyncram_r5h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_44.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t5h1.tdf
    Info: Found entity 1: altsyncram_t5h1
Info: Elaborating entity "altsyncram_t5h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram4|altsyncram:altsyncram_component|altsyncram_t5h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_55.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v5h1.tdf
    Info: Found entity 1: altsyncram_v5h1
Info: Elaborating entity "altsyncram_v5h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram5|altsyncram:altsyncram_component|altsyncram_v5h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_66.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_16h1.tdf
    Info: Found entity 1: altsyncram_16h1
Info: Elaborating entity "altsyncram_16h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram6|altsyncram:altsyncram_component|altsyncram_16h1:auto_generated"
Info: Elaborating entity "RAMB16_S4_altera" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7"
Info: Elaborating entity "altsyncram" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "lr_77.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_36h1.tdf
    Info: Found entity 1: altsyncram_36h1
Info: Elaborating entity "altsyncram_36h1" for hierarchy "ppu:ppu0|lr0:lr0|RAMB16_S4_altera:localram7|altsyncram:altsyncram_component|altsyncram_36h1:auto_generated"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/yf32_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: yf32_core
Info: Elaborating entity "yf32_core" for hierarchy "ppu:ppu0|yf32_core:service_processor"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mlite_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mlite_cpu
Info: Elaborating entity "mlite_cpu" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu"
Warning (10230): Verilog HDL assignment warning at mlite_cpu.v(213): truncated value with size 32 to match size of target (4)
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pc_next.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pc_next
Info: Elaborating entity "pc_next" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pc_next:u1_pc_next"
Warning (10230): Verilog HDL assignment warning at pc_next.v(82): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at pc_next.v(90): truncated value with size 32 to match size of target (30)
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mem_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mem_ctrl
Info: Elaborating entity "mem_ctrl" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl"
Info (10264): Verilog HDL Case Statement information at mem_ctrl.v(271): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at mem_ctrl.v(180): inferring latch(es) for variable "bits", which holds its previous value in one or more paths through the always construct
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: control
Info: Elaborating entity "control" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/reg_bank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: reg_bank
Info: Elaborating entity "reg_bank" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/bus_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: bus_mux
Info: Elaborating entity "bus_mux" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu
Info: Elaborating entity "alu" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|alu:u6_alu"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: shifter
Info: Elaborating entity "shifter" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter"
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mult
Info: Elaborating entity "mult" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult"
Warning (10036): Verilog HDL or VHDL warning at mult.v(112): object "sign_extend_sig" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mult.v(316): truncated value with size 32 to match size of target (6)
Warning: Using design file /hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32/pipeline.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pipeline
Info: Elaborating entity "pipeline" for hierarchy "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline"
Warning: Using design file out_arbiter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: out_arbiter
Info: Elaborating entity "out_arbiter" for hierarchy "out_arbiter:oa"
Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(67): object "in_wr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(71): object "in_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(75): object "in_bop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at out_arbiter.v(79): object "in_eop" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at out_arbiter.v(93): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at out_arbiter.v(147): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at out_arbiter.v(148): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at out_arbiter.v(151): truncated value with size 32 to match size of target (1)
Warning: Using design file small_fifo_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: small_fifo_test
Info: Elaborating entity "small_fifo_test" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo"
Info: Elaborating entity "scfifo" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component"
Info: Instantiated megafunction "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_numwords" = "8"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "72"
    Info: Parameter "lpm_widthu" = "3"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ls31.tdf
    Info: Found entity 1: scfifo_ls31
Info: Elaborating entity "scfifo_ls31" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8k31.tdf
    Info: Found entity 1: a_dpfifo_8k31
Info: Elaborating entity "a_dpfifo_8k31" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf
    Info: Found entity 1: a_fefifo_m4f
Info: Elaborating entity "a_fefifo_m4f" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|a_fefifo_m4f:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf
    Info: Found entity 1: cntr_7l7
Info: Elaborating entity "cntr_7l7" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|a_fefifo_m4f:fifo_state|cntr_7l7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_t111.tdf
    Info: Found entity 1: dpram_t111
Info: Elaborating entity "dpram_t111" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v0k1.tdf
    Info: Found entity 1: altsyncram_v0k1
Info: Elaborating entity "altsyncram_v0k1" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|dpram_t111:FIFOram|altsyncram_v0k1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf
    Info: Found entity 1: cntr_rkb
Info: Elaborating entity "cntr_rkb" for hierarchy "out_arbiter:oa|small_fifo_test:input_fifo|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_8k31:dpfifo|cntr_rkb:rd_ptr_count"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|tri_port_ram" is uninferred due to asynchronous read logic
Warning: LATCH primitive "ppu:ppu0|in_switch:in_switch|rx_buff2[0]" is permanently disabled
Warning: LATCH primitive "ppu:ppu0|in_switch:in_switch|rx_buff3[0]" is permanently disabled
Warning: LATCH primitive "ppu:ppu0|in_switch:in_switch|rx_buff0[0]" is permanently disabled
Warning: LATCH primitive "ppu:ppu0|in_switch:in_switch|rx_in_progress[2]" is permanently enabled
Warning: LATCH primitive "ppu:ppu0|in_switch:in_switch|rx_in_progress[3]" is permanently enabled
Warning: LATCH primitive "ppu:ppu0|in_switch:in_switch|rx_in_progress[0]" is permanently enabled
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|out_neighbor[1]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|out_neighbor[0]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[1]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[1]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[2]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[2]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[3]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[3]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[4]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[4]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[5]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[5]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[6]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[6]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[7]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[7]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addrb[8]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb4|addra[8]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[1]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[1]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[2]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[2]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[3]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[3]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[4]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[4]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[5]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[5]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[6]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[6]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[7]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[7]"
    Info: Duplicate LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addrb[8]" merged with LATCH primitive "ppu:ppu0|packet_buffer_bypass:pb5|addra[8]"
Warning: Latch ppu:ppu0|packet_buffer:pb0|out_eop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb0|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer:pb1|out_eop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb1|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer:pb2|out_eop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb2|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer:pb3|out_eop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb3|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|out_eop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|out_eop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer:pb0|out_bop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb0|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer:pb1|out_bop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb1|send_len[7]
Warning: Latch ppu:ppu0|packet_buffer:pb2|out_bop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb2|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer:pb3|out_bop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer:pb3|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|out_bop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|send_len[6]
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|out_bop has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|send_len[6]
Warning: Latch ppu:ppu0|in_switch:in_switch|in_ack[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|in_switch:in_switch|port_state1.PORT_STATE_BUFF_REQ
Warning: Latch ppu:ppu0|in_switch:in_switch|rx_buff1[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal flow_classification:fc|out_bypass[0]
Warning: Latch ppu:ppu0|in_switch:in_switch|rx_buff1[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal flow_classification:fc|out_bypass[0]
Warning: Latch ppu:ppu0|in_switch:in_switch|rx_buff1[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal flow_classification:fc|out_bypass[0]
Warning: Latch ppu:ppu0|in_switch:in_switch|bypass_empty_buff[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|in_switch:in_switch|pb_in_empty[4]
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb4|addra[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb4|send_len[7]
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|buff_state.BUFF_SEND_PKT
Warning: Latch ppu:ppu0|packet_buffer_bypass:pb5|addra[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|packet_buffer_bypass:pb5|send_len[7]
Warning: Latch ppu:ppu0|in_switch:in_switch|empty_buff[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|in_switch:in_switch|pb_in_empty[0]
Warning: Latch ppu:ppu0|in_switch:in_switch|empty_buff[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ppu:ppu0|in_switch:in_switch|pb_in_empty[0]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "instruction_sec_mon[0]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[1]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[2]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[3]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[4]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[5]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[6]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[7]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[8]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[9]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[10]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[11]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[12]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[13]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[14]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[15]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[16]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[17]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[18]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[19]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[20]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[21]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[22]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[23]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[24]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[25]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[26]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[27]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[28]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[29]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[30]" is stuck at GND
    Warning (13410): Pin "instruction_sec_mon[31]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[0]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[1]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[2]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[3]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[4]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[5]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[6]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[7]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[8]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[9]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[10]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[11]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[12]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[13]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[14]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[15]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[16]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[17]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[18]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[19]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[20]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[21]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[22]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[23]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[24]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[25]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[26]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[27]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[28]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[29]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[30]" is stuck at GND
    Warning (13410): Pin "prog_counter_sec_mon[31]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[0]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[1]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[2]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[3]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[4]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[5]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[6]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[7]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[8]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[9]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[10]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[11]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[12]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[13]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[14]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[15]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[16]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[17]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[18]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[19]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[20]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[21]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[22]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[23]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[24]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[25]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[26]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[27]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[28]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[29]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[30]" is stuck at GND
    Warning (13410): Pin "ppu_mem_addr[31]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below.
    Info: Register "ppu:ppu0|in_switch:in_switch|empty_buff_grant3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|empty_buff_grant2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|empty_buff_grant0" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg~5" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer_bypass:pb5|buff_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer_bypass:pb5|buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer_bypass:pb5|buff_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer_bypass:pb4|buff_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer_bypass:pb4|buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer_bypass:pb4|buff_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb3|buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb3|buff_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb3|buff_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb2|buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb2|buff_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb2|buff_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb1|buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb1|buff_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb1|buff_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb0|buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb0|buff_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|packet_buffer:pb0|buff_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state3~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state3~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state3~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|empty_buff_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|empty_buff_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state3~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state3~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state3~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state2~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state2~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state2~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state1~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state1~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state1~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state0~2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state0~3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|port_state0~4" lost all its fanouts during netlist optimizations.
    Info: Register "flow_classification:fc|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "flow_classification:fc|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "flow_classification:fc|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant2" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant3" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|in_switch:in_switch|bypass_empty_buff_grant0" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|curr_buff0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1.OS_LOOKUP_BUFF" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1.OS_PORT_REQ" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2.OS_LOOKUP_BUFF" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2.OS_PORT_REQ" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0.OS_LOOKUP_BUFF" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0.OS_PORT_REQ" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1.000" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state1.OS_IDLE" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2.000" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state2.OS_IDLE" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0.000" lost all its fanouts during netlist optimizations.
    Info: Register "ppu:ppu0|out_switch:out_switch|os_state0.OS_IDLE" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in_ctrl[0]"
    Warning (15610): No output dependent on input pin "in_ctrl[1]"
    Warning (15610): No output dependent on input pin "in_ctrl[2]"
    Warning (15610): No output dependent on input pin "in_ctrl[3]"
    Warning (15610): No output dependent on input pin "in_ctrl[4]"
    Warning (15610): No output dependent on input pin "in_ctrl[5]"
    Warning (15610): No output dependent on input pin "in_ctrl[6]"
    Warning (15610): No output dependent on input pin "in_ctrl[7]"
    Warning (15610): No output dependent on input pin "packet_drop"
Info: Implemented 6449 device resources after synthesis - the final resource count might be different
    Info: Implemented 138 input pins
    Info: Implemented 230 output pins
    Info: Implemented 5785 logic cells
    Info: Implemented 296 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 355 warnings
    Info: Peak virtual memory: 370 megabytes
    Info: Processing ended: Tue Nov 29 13:05:34 2011
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore_npcore_alone/sources_ngnp_multicore/src/np_core.map.smsg.


