cmd=capture record-data --json --args-path /Users/mblsha/src/github/motor-benchmarks/test_integration/record_options.json --out /Users/mblsha/src/github/motor-benchmarks/test_integration/record_result.json
[2025-12-31 21:03:56.969354] [I] [tid 57947662] [main] [profile.h:28] GetFirmwareVersion finished, took 1.658 ms
[2025-12-31 21:03:56.975318] [I] [tid 57947662] [main] [profile.h:28] GetFirmwareVersion finished, took 1.825 ms
[2025-12-31 21:03:57.244100] [I] [tid 57947662] [mso] [mso_device_interface.cpp:1080] Reading AFE Metadata
[2025-12-31 21:03:58.270899] [I] [tid 57947662] [mso] [mso_device_interface.cpp:1089] Metadata is 6376 bytes
[2025-12-31 21:03:58.270931] [I] [tid 57947662] [mso] [mso_device.cpp:300] Read MSO and AFE Metadata: 
MSO Device Metadata
	Metadata Version: Initial (1)
	Pod PN:           MsoPod_4ch_100Mhz_9b_100Ms (99200063)
	Board PN:         MsoMain_1_5_GB (91300009)
	Board Revision:   Rev0B (2)
	Board ID:         1580041361759993009 [0x15ED6F3F4220FCB1]
	Device Serial:    B6KES

MSO AFE Metadata
	Metadata Version: Initial (1)
	Board PN:         MsoAfe_4ch_9b (91300007)
	Board Revision:   Rev0E (4)
	Board ID:         5706489996828937159 [0x4F31866AF74F0BC7]

[2025-12-31 21:03:58.271025] [I] [tid 57947662] [mso] [mso_device.cpp:434] MSO firmware version: 1.0.52, build date: Nov  4 2025, info: Joe Edition
[2025-12-31 21:03:58.273080] [I] [tid 57947662] [mso] [mso_device.cpp:526] Firmware is up-to-date
[2025-12-31 21:03:58.339113] [I] [tid 57947662] [device] [spi_flash.cpp:462] data size: 8192
[2025-12-31 21:03:58.339123] [I] [tid 57947662] [device] [spi_flash.cpp:468] Last assert log: last_log_msg_ms=4294967295, log_start_index=4294967295
[2025-12-31 21:03:58.339123] [C] [tid 57947662] [device] [spi_flash.cpp:471] Last assert log start index is too large, ignoring: 4294967295
[2025-12-31 21:03:58.339136] [I] [tid 57947662] [mso] [mso_device.cpp:591] Waiting for wall power
[2025-12-31 21:03:58.339142] [I] [tid 57947662] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=0%) to DSInitializing(msg=Waiting for wall power, progress=0%)
[2025-12-31 21:03:58.339168] [I] [tid 57947677] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 21:03:58.341169] [I] [tid 57947677] [mso] [mso_device_mailbox.cpp:526] Starting interrupt read stream for ep 81 40
[2025-12-31 21:03:58.345842] [I] [tid 57947741] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=16384, chunk_size_bytes=64
[2025-12-31 21:03:58.346668] [I] [tid 57947677] [mso] [mso_device_mailbox.cpp:552] Starting async read stream for ep 84 4000
[2025-12-31 21:03:58.351632] [I] [tid 57947742] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=256, chunk_size_bytes=4096
[2025-12-31 21:03:58.352328] [I] [tid 57947677] [mso] [mso_device_interface.cpp:454] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 21:03:58.359815] [I] [tid 57947677] [mso] [mso_device_interface.cpp:524] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 21:03:58.483841] [I] [tid 57947677] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa0 value=0x0
[2025-12-31 21:03:58.486080] [I] [tid 57947677] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa1 value=0x0
[2025-12-31 21:03:58.533582] [I] [tid 57947677] [device] [mso_device_interface.cpp:1861] Programming Smart Cable IO Expander A
[2025-12-31 21:03:58.605098] [I] [tid 57947677] [mso] [mso_device_interface.cpp:1325] Programming FPGA bitstream, 4639728 bytes
[2025-12-31 21:03:59.723332] [I] [tid 57947677] [main] [profile.h:28] Programming FPGA  finished, took 1122.223 ms
[2025-12-31 21:03:59.727809] [I] [tid 57947677] [device] [mso_device_interface.cpp:1957] Enabling hardware monitoring in firmware.
[2025-12-31 21:03:59.730091] [I] [tid 57947677] [device] [mso_device_interface.cpp:1971] Enabling fan control in firmware.
[2025-12-31 21:03:59.736201] [I] [tid 57947677] [mso] [fancontroller_lm96063.cpp:35] Setting critical temperature setpoint to 70 degrees C, hysteresis=5 degrees C
[2025-12-31 21:03:59.759092] [I] [tid 57947677] [device] [mso_device_interface.cpp:1917] Programming Smart Cable IO Expander B
[2025-12-31 21:03:59.799580] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=Waiting for wall power, progress=0%) to DSInitializing(msg=, progress=30%)
[2025-12-31 21:03:59.799592] [I] [tid 57947677] [main] [mso_device_interface.cpp:595] Configuring IO Expander for Dc/Vga/Adc/Dac
[2025-12-31 21:03:59.864764] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=30%) to DSInitializing(msg=, progress=40%)
[2025-12-31 21:03:59.867079] [I] [tid 57947677] [main] [mso_device_interface.cpp:605] FPGA HW Revision: 3.64
[2025-12-31 21:03:59.867085] [I] [tid 57947677] [mso.fpga] [mso_fpga.cpp:284] Waiting for DDR locked and calibrated
[2025-12-31 21:04:00.326079] [I] [tid 57947677] [mso.fpga] [mso_fpga.cpp:297] Locked and calibrated DDR after 458 ms
[2025-12-31 21:04:00.836090] [I] [tid 57947677] [main] [profile.h:28] Initializing Clock finished, took 500.984 ms
[2025-12-31 21:04:00.836108] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=40%) to DSInitializing(msg=, progress=60%)
[2025-12-31 21:04:00.854060] [I] [tid 57947677] [mso] [adc_12qj1600.cpp:143] ADC Vendor ID: 0451
[2025-12-31 21:04:01.419571] [I] [tid 57947677] [main] [adc_12qj1600.cpp:176] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 21:04:01.419581] [I] [tid 57947677] [main] [adc_12qj1600.cpp:179] ADC Locked
[2025-12-31 21:04:01.419587] [I] [tid 57947677] [main] [profile.h:28] Configuring ADC finished, took 583.475 ms
[2025-12-31 21:04:01.419597] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=60%) to DSInitializing(msg=, progress=70%)
[2025-12-31 21:04:01.421812] [I] [tid 57947677] [mso.fpga] [mso_fpga.cpp:345] JESD reset started, waiting for lock...
[2025-12-31 21:04:01.555082] [I] [tid 57947677] [mso.fpga] [mso_fpga.cpp:364] Locked JESD after 133 ms, 0 retries
[2025-12-31 21:04:01.569856] [I] [tid 57947677] [main] [profile.h:28] Resetting JESD Transceivers finished, took 150.242 ms
[2025-12-31 21:04:01.579435] [I] [tid 57947677] [main] [mso_device_interface.cpp:669] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 21:04:01.579461] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=70%) to DSInitializing(msg=, progress=90%)
[2025-12-31 21:04:01.970086] [I] [tid 57947677] [main] [profile.h:28] Waiting for ADC calibration to finish finished, took 390.619 ms
[2025-12-31 21:04:02.006078] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=90%) to DSInitializing(msg=, progress=100%)
[2025-12-31 21:04:02.006086] [I] [tid 57947677] [device] [mso_device_interface.cpp:682] Resetting FPGA timestamp
[2025-12-31 21:04:02.008308] [I] [tid 57947677] [device] [mso_device_interface.cpp:685] Enabling smart ports
[2025-12-31 21:04:02.035354] [I] [tid 57947677] [device] [mso_device_interface.cpp:302] Sending ScPdProcessingEnable, enabled=0x1f, disabled=0xffe0
[2025-12-31 21:04:02.072067] [I] [tid 57947677] [main] [profile.h:28] Setting LED Color finished, took 2.257 ms
[2025-12-31 21:04:02.072103] [I] [tid 57947677] [main] [profile.h:28] Initializing MSO finished, took 3714.042 ms
[2025-12-31 21:04:02.102215] [I] [tid 57947677] [device] [mso_device_mailbox.cpp:672] MSO origin time is 10:04:02.086393 (timestamp_offset=568968ns)
[2025-12-31 21:04:02.106811] [I] [tid 57947677] [mso] [mso_device_mailbox.cpp:700] Measured ADC/FPGA offset is 243 samples
[2025-12-31 21:04:02.113727] [I] [tid 57947677] [mso.scope] [oscilloscope_instrument.cpp:1467] Resetting OscilloscopeInstrument to default configuration
[2025-12-31 21:04:02.113754] [I] [tid 57947677] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 21:04:02.113810] [I] [tid 57947677] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=100%) to DSReady()
[2025-12-31 21:04:02.113816] [I] [tid 57947677] [mso.firmware] [mso_device_mailbox.cpp:162] [fw_thread 0] Wall power: PD contract established. Event count 0
[2025-12-31 21:04:02.113817] [I] [tid 57947677] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 21:04:02.113818] [W] [tid 57947677] [mso] [mso_device_mailbox.cpp:452] Attempting to initialize, but device is no longer initializing
[2025-12-31 21:04:02.118540] [I] [tid 57947824] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=8192, chunk_size_bytes=131072
[2025-12-31 21:04:02.118937] [I] [tid 57947662] [main] [capture_commands.cpp:32] waiting for Logic Analyzer Smart Cable Detection...
[2025-12-31 21:04:02.118955] [I] [tid 57947662] [main] [data_recorder.cpp:233] Waiting for instruments...
[2025-12-31 21:04:02.118956] [I] [tid 57947662] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:04:02.118959] [I] [tid 57947662] [main] [data_recorder.cpp:236] Are instruments available: false
[2025-12-31 21:04:02.237013] [W] [tid 57947679] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 499999625
[2025-12-31 21:04:02.239338] [W] [tid 57947679] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 497672750
[2025-12-31 21:04:02.241563] [W] [tid 57947679] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 495446667
[2025-12-31 21:04:02.244109] [W] [tid 57947679] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 492900917
[2025-12-31 21:04:02.260325] [I] [tid 57947679] [main] [profile.h:28] ProcessPendingConfiguration finished, took 146.443 ms
[2025-12-31 21:04:02.838373] [I] [tid 57947684] [mso.firmware] [mso_device_mailbox.cpp:135] [fw_thread 0] Smart cable unplugged on port 0
[2025-12-31 21:04:02.842318] [I] [tid 57947684] [mso] [mso_device.cpp:971] Smart Cable connected, fw_port=0
[2025-12-31 21:04:04.302407] [I] [tid 57947684] [device] [logic_analyzer_instrument.cpp:142] Logic Analyzer Smart Cable, Port 0, Orientation: CC1, Metadata: MSO LA Smart Cable Metadata
	Metadata Version: Initial (1)
	Assembly PN:      Initial (99200032)
	Board PN:         Initial (91300003)
	Board Revision:   Rev0B (3)
	Board ID:         1885751073552681043 [0x1A2B889C39EB4853]

[2025-12-31 21:04:04.311784] [I] [tid 57947684] [device] [logic_analyzer_instrument.cpp:557] Resetting LogicAnalyzerInstrument to default configuration
[2025-12-31 21:04:04.311798] [I] [tid 57947684] [mso] [mso_device.cpp:1065] Adding instrument index=1
[2025-12-31 21:04:04.314065] [I] [tid 57947684] [main] [data_recorder.cpp:220] Notified that an instrument has been added
[2025-12-31 21:04:04.314071] [I] [tid 57947684] [main] [data_recorder.cpp:225] Returning
[2025-12-31 21:04:04.314078] [I] [tid 57947662] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:04:04.314079] [I] [tid 57947662] [main] [data_recorder.cpp:236] Are instruments available: true
[2025-12-31 21:04:04.314079] [I] [tid 57947662] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:04:04.314081] [I] [tid 57947662] [main] [capture_commands.cpp:48] Required instruments found! starting recording...
[2025-12-31 21:04:04.314273] [I] [tid 57947662] [main] [capture_commands.cpp:50] recording started. waiting for data to be collected...
[2025-12-31 21:04:04.316546] [I] [tid 57947685] [device] [logic_analyzer_instrument.cpp:435] Setting smart cable configuration id port=0 id=1
[2025-12-31 21:04:04.360565] [I] [tid 57947685] [device] [logic_analyzer_instrument.cpp:435] Setting smart cable configuration id port=0 id=3
[2025-12-31 21:04:04.365092] [I] [tid 57947685] [device] [logic_analyzer_instrument.cpp:483] Updating LA ch 1, invert=false glitch=5 pattern_gen_enabled=false
[2025-12-31 21:04:06.398329] [I] [tid 57947662] [main] [data_recorder.cpp:1130] LASC channel 0.1 collected data from 1767175444.394080797 to 1767175446.396052137, 2.00197134 seconds. collection holds from 1767175444.394080797 to 1767175446.396052137, 2.00197134 seconds, and 55818 transitions
[2025-12-31 21:04:06.398345] [I] [tid 57947662] [main] [data_recorder.cpp:756] Trim Span: 1767175444.394080797 to 1767175446.394080797, 2 seconds
[2025-12-31 21:04:06.399129] [I] [tid 57947662] [main] [data_recorder.cpp:1130] LASC channel 0.1 collected data from 1767175444.394080797 to 1767175446.396052137, 2.00197134 seconds. collection holds from 1767175444.394080797 to 1767175446.394080799, 2.000000001 seconds, and 55760 transitions
[2025-12-31 21:04:06.399137] [I] [tid 57947662] [main] [capture_commands.cpp:60] data collection complete! exporting...
[2025-12-31 21:04:06.399228] [I] [tid 57947662] [main] [data_recorder.cpp:883] Starting Export, time zero is set to 1767175444.394080797.		export interval: (1767175444.394080797, 1767175446.394080799)
[2025-12-31 21:04:06.399797] [I] [tid 57947679] [device] [logic_analyzer_instrument.cpp:435] Setting smart cable configuration id port=0 id=4
[2025-12-31 21:04:06.412065] [I] [tid 57947662] [main] [capture_commands.cpp:62] export complete! exiting...
retcode=0 
mso> 
